KR920010426A - RTC Index Register Control System - Google Patents

RTC Index Register Control System Download PDF

Info

Publication number
KR920010426A
KR920010426A KR1019910019644A KR910019644A KR920010426A KR 920010426 A KR920010426 A KR 920010426A KR 1019910019644 A KR1019910019644 A KR 1019910019644A KR 910019644 A KR910019644 A KR 910019644A KR 920010426 A KR920010426 A KR 920010426A
Authority
KR
South Korea
Prior art keywords
rtc
index register
register
storage means
storing
Prior art date
Application number
KR1019910019644A
Other languages
Korean (ko)
Other versions
KR950004200B1 (en
Inventor
마유미 마에다
Original Assignee
아오이 죠이치
가부시기가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이치, 가부시기가이샤 도시바 filed Critical 아오이 죠이치
Publication of KR920010426A publication Critical patent/KR920010426A/en
Application granted granted Critical
Publication of KR950004200B1 publication Critical patent/KR950004200B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/14—Time supervision arrangements, e.g. real time clock
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00

Abstract

내용 없음.No content.

Description

RTC 인덱스 레지스터 제어 시스템RTC Index Register Control System

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 한 실시예에 의한 휴대형 컴퓨터의 구성을 도시하는 블록도,1 is a block diagram showing the configuration of a portable computer according to an embodiment of the present invention;

제2도는 레쥼모드온시에 전원이 오프되었을 때의 처리루틴을 도시하는 플로우차트,2 is a flowchart showing a processing routine when the power is turned off at the time of power-on mode;

제3도는 레쥼모드온시에 전원이온 되었을때의 처리루틴을 도시하는 플로우차트.FIG. 3 is a flowchart showing a processing routine when the power is turned on when the mode is on.

Claims (5)

레쥼처리를 위한 정보를 적어도 시스템전원 차단기간에 걸쳐서 보존하는 백업메모리와, 시간정보 또는 시스템 구성정보를 포함하는 시스템 고유의 정보를 적어도 시스템전원 차단기간에 걸쳐서 보존하는 RTC메모리와, 상기 RTC 메모리를 액세스하기 위한 어드레스 정보를 간직하는 RTC 인덱스레지스터와; 상기 RCT 인덱스레지스터에 의하여 지정된 RTC메모리의 내용을 간직하는 RCT데이타레지스터와; 상기 RTC인덱스레지스터에 기입한 레지스터 정보를 간직하는 독출 가능한 기억 수단과; 레쥼 모드에서의 전원차단처리에 있어서 상기 기억수단에 간직된 레지스터 정보를 상기 백업메모리에 격납하는 수단과; 레쥼모드에서의 전원투입처리에 있어서 상기 백업메모리에 격납된 레지스터 정보를 상기 RTC 인덱스레지스터에 기입하는 수단을 구비하는 것을 특징으로 하는 RTC 인덱스레지스터제어 시스템.A backup memory for storing information for leveling processing at least over the system power-off period, an RTC memory for storing system-specific information including time information or system configuration information at least over the system power-off period, and the RTC memory. An RTC index register for storing address information for access; An RCT data register for retaining contents of the RTC memory designated by the RCT index register; Readable storage means for retaining register information written to the RTC index register; Means for storing the register information stored in the storage means in the backup memory in a power-off process in a record mode; And a means for writing register information stored in said backup memory into said RTC index register in a power-on process in a register mode. 제1항에 있어서, 상기 독출가능한 기억수단에는 상기 RTC 인덱스 레지스터와 동일 I/O 포트어드레스가 할당된 것을 특징으로 하는 RTC 인덱스레지스터제어시스템.The RTC index register control system according to claim 1, wherein the readable storage means is assigned the same I / O port address as the RTC index register. 전원과, 백업메모리와, RTC인덱스레지스터를 갖는 휴대형 컴퓨터의 RTC 인덱스레지스터 제어방법에 있어서, RTC 인덱스레지스터에 데이타를 기입할 때에 독출이 가능한 기억 수단에 또 동일내용의 데이타를 기입하는 단계와; 상기 휴대형컴퓨터의 전원을 단절했을때 상기 기억수단의 내용을 리드하여 백업메모리에 격납하는 단계와; 상기 휴대형컴퓨터에 전원을 넣었을때 상기 백업메모리의 내용을 리드하여 인덱스레지스터에 세트하는 단계를 포함한 것을 특징으로 하는 RTC 인덱스레지스터 제어방법.A method of controlling a RTC index register of a portable computer having a power supply, a backup memory and an RTC index register, the method comprising: writing data of the same content into a storage means that can be read when writing data to the RTC index register; Reading out the contents of the storage means and storing them in a backup memory when the portable computer is disconnected from the power source; And setting the index register by reading the contents of the backup memory when the portable computer is powered on. 제3항에 있어서, 상기 RTC 인덱스레지스터 제어방법이 레쥼처리가 유효일때에 실행되는 것을 특징으로 하는 RTC 인덱스레지스터 제어방법.4. The method of claim 3, wherein the RTC index register control method is executed when a register processing is valid. 제3항에 있어서, 상기 독출가능한 기억수단에는 상기 RTC 인덱스레지스터와 동일한 I/O 포트어드레스가 할당되는 것을 특징으로 하는 RTC 인덱스레지스터 제어방법.4. The method of claim 3, wherein the readable storage means is assigned the same I / O port address as the RTC index register. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910019644A 1990-11-07 1991-11-06 Control system of rtc indexregister KR950004200B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP90-301691 1990-11-07
JP2301691A JPH04172510A (en) 1990-11-07 1990-11-07 Rtc index register control method

Publications (2)

Publication Number Publication Date
KR920010426A true KR920010426A (en) 1992-06-26
KR950004200B1 KR950004200B1 (en) 1995-04-27

Family

ID=17899986

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910019644A KR950004200B1 (en) 1990-11-07 1991-11-06 Control system of rtc indexregister

Country Status (3)

Country Link
JP (1) JPH04172510A (en)
KR (1) KR950004200B1 (en)
DE (1) DE4135812A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5715491B2 (en) 2011-05-23 2015-05-07 キヤノン株式会社 Information processing apparatus and activation control method thereof

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62258154A (en) * 1986-05-01 1987-11-10 Hitachi Ltd Data back-up device

Also Published As

Publication number Publication date
JPH04172510A (en) 1992-06-19
DE4135812A1 (en) 1992-05-14
KR950004200B1 (en) 1995-04-27

Similar Documents

Publication Publication Date Title
KR960009220A (en) Non-volatile memory, memory card and information processing device using same, and software write protect control method of non-volatile memory
DE69530405T2 (en) SNAPSHOT OF DATA STORED IN A MASS STORAGE SYSTEM
DE68926212T2 (en) Display system
ATE295055T1 (en) METHOD FOR TRANSMITTING PERSONALIZED INFORMATION
ATE195196T1 (en) COLLECTION OF INFORMATION VIA A RECORDING MEDIUM IN A CASSETTE.
KR930002946A (en) Cache memory unit built into the microprocessor
BR0300086A (en) Single Recording Memory Storage Device
EP0398189A3 (en) Noncacheable address random access memory
KR860000595A (en) Memory access control method for information processing device
KR920000032A (en) Processor with cache memory
KR880011798A (en) Optional power gating device
KR920010426A (en) RTC Index Register Control System
EP0201848A3 (en) Information processing system with enhanced instruction execution and support control
DE69825621D1 (en) METHOD AND DEVICE FOR ACCESS CONTROL OF COMMON STORAGE
KR910014824A (en) Processor and Information Processing Unit
JPS5622274A (en) Information memory system for optical disc
KR890007161A (en) Multi-beeper used for processor-memory data transfer
KR200193638Y1 (en) Apparatus for data storage in switching system
KR920016931A (en) Programmable controller
JP2000339953A (en) Dram refresh control circuit
JPS6421538A (en) Data driving type computer
KR960005604A (en) Memory circuit with clock counter
JPS63115251A (en) Disk cache controller
JPH04296954A (en) Memory system
JPS5577072A (en) Buffer memory control system

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19971230

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee