KR920004402Y1 - Blanking circuit for tv - Google Patents

Blanking circuit for tv Download PDF

Info

Publication number
KR920004402Y1
KR920004402Y1 KR2019860015190U KR860015190U KR920004402Y1 KR 920004402 Y1 KR920004402 Y1 KR 920004402Y1 KR 2019860015190 U KR2019860015190 U KR 2019860015190U KR 860015190 U KR860015190 U KR 860015190U KR 920004402 Y1 KR920004402 Y1 KR 920004402Y1
Authority
KR
South Korea
Prior art keywords
resistor
transistor
crt
input terminal
blanking circuit
Prior art date
Application number
KR2019860015190U
Other languages
Korean (ko)
Other versions
KR880008915U (en
Inventor
이강우
Original Assignee
주식회사 금성사
구자학
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 금성사, 구자학 filed Critical 주식회사 금성사
Priority to KR2019860015190U priority Critical patent/KR920004402Y1/en
Publication of KR880008915U publication Critical patent/KR880008915U/en
Application granted granted Critical
Publication of KR920004402Y1 publication Critical patent/KR920004402Y1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
    • H04N3/24Blanking circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Details Of Television Scanning (AREA)

Abstract

내용 없음.No content.

Description

귀선소거회로Blanking circuit

제 1 도는 본 고안의 귀선소거회로도.1 is a return cancellation circuit of the present invention.

제 2 도 및 제 3 도는 제 1 도 각부의 파형도.2 and 3 are waveform diagrams of respective parts of FIG.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

R1-R4: 저항 VR1: 가변저항R 1 -R 4 : Resistance VR 1 : Variable resistor

TR1: 트랜지스터 D1: 다이오드TR 1 : Transistor D 1 : Diode

CRT : 브라운관CRT: CRT

본 고안은 귀선소거회로에 관한 것으로, 특히 콤포지트모니터(composite monitor)에서 화면의 휘도를 높였을 경우에도 귀선이 나타나지 않게하여 항상 선명한 화면을 나타낼 수 있게한 귀선소거회로에 관한 것이다.The present invention relates to a blanking circuit, and more particularly, to a blanking circuit that makes it possible to display a clear screen at all times even when the brightness of the screen is increased in a composite monitor.

종래의 경우에는 모니터 주위가 밝을 경우 화면의 휘도를 높이게 되면 화면상에 수직, 수평 귀선이 나타나게 되어 화면이 눈에 거슬리게 되는 결점이 있었다.In the related art, when the brightness of the screen is bright, when the brightness of the screen is increased, vertical and horizontal retraces appear on the screen, and the screen is unobtrusive.

본 고안은 이와같은 종래의 결점을 감안하여, 수직, 수평펄스를 이용하여, 브라운관의 제어그리드에 인가되는 전압을 제어해줌으로써 휘도를 높였을때에도 귀선이 보이지 않도록 안출한 것으로, 이를 첨부된 도면을 참조하여 상세히 설명하면 다음과 같다.The present invention, in view of such a conventional drawback, by using a vertical, horizontal pulse, by controlling the voltage applied to the control grid of the CRT, so that no retracement is visible even when the brightness is increased, it is attached to the accompanying drawings Detailed description with reference to the following.

제 1 도는 본 고안의 귀선소거회로도로서, 이에 도시한 바와같이, 수직펄스입력단자(VP)를 저항(R1) 및 다이오드(D1)를 통해 저항(R3) 및 트랜지스터(TR1)의 베이스에 공통접속함과 아울러 그 접속점에 수평펄스입력단자(HP)를 저항(R2)을 통해 접속하며, 플라이백트랜스(FBT)의 출력측을 저항(R4)을 통해 그 트랜지스터(TR1)의 콜렉터에 접속함과 아울러 콘덴서(C1)를 통해 브라운관(CRT)의 제어그리드(G1) 및 휘도조정용 가변저항(VR1)에 접속하여 구성한 것으로, 이와같이 구성한 본 고안의 작용 및 효과를 상세히 설명하면 다음과 같다.FIG. 1 is a blanking circuit diagram of the present invention, and as shown therein, a vertical pulse input terminal VP is connected to a resistor R 3 and a transistor TR 1 through a resistor R 1 and a diode D 1 . In addition to the common connection to the base, the horizontal pulse input terminal HP is connected to the connection point through the resistor R 2 , and the output side of the flyback transformer FBT is connected to the transistor TR 1 through the resistor R 4 . It is configured by connecting to the collector of and connected to the control grid (G 1 ) of the CRT and the variable resistor (VR 1 ) for brightness adjustment through the capacitor (C 1 ). The explanation is as follows.

수직펄스입력단자(VP)에 제 2a 도에 도시한 바와같은 수직펄스가 입력되면, 이 입력신호는 저항(R1) 및 다이오드(D1)를 통해 트랜지스터(TR1)의 베이스에 인가되며, 이때 그 베이스에 인가되는 전압은로서 주어지게 되고(VVP: 수직출력전압), 이에 따라 트랜지스터(TR1)가 온되어 플라이백트랜스(FBT)로 부터의 전원이 트랜지스터(TR1)를 통해 접지로 흐르게 되므로 그의 콜렉터에는 제 2b 도에 도시한 바와같이 저전위 신호가 출력되고, 이 저전위 신호가 브라운관(CRT)의 제어그리드(G1)에 인가됨에 따라 가변저항(VR1)로 휘도를 밝게 해도 귀선이 나타나지 않게된다.When the vertical pulse as shown in FIG. 2A is input to the vertical pulse input terminal VP, the input signal is applied to the base of the transistor TR 1 through the resistor R 1 and the diode D 1 . At this time, the voltage applied to the base (V VP : vertical output voltage), and accordingly, transistor TR1 is turned on so that power from flyback transformer FBT flows through transistor TR 1 to ground, so that the collector of FIG. As shown in FIG. 2, a low potential signal is output, and as the low potential signal is applied to the control grid G 1 of the CRT, the retrace does not appear even if the luminance is brightened by the variable resistor VR 1 .

또한 수평펄스입력단자(HP)에 제 3a 도에 도시한 바와같은 수평펄스가 입력되면, 이 입력신호는 저항(R2)을 통해 트랜지스터(TR1)의 베이스에 인가되며, 이때 그 베이스에 인가되는 전압은로서 주어지게 되고(VHP: 수평출력전압), 이에따라 트랜지스터(TR1)가 온되어 플라이백트랜스(FBT)로부터의 전원이 그 트랜지스터(TR1)를 통해 접지로 흐르게 되므로 그의 콜렉터에 제 3b 도에 도시한 바와같이 저전위 신호가 출력되며, 이 저전위 신호가 브라운관(CRT)의 제어그리드(G1)에 인가됨에 따라 가변저항(VR1)으로 휘도를 밝게 해도 귀선이 나타나지 않게 된다.In addition, when the horizontal pulse as shown in FIG. 3A is input to the horizontal pulse input terminal HP, the input signal is applied to the base of the transistor TR 1 through the resistor R 2 , and then to the base. Voltage (V HP : horizontal output voltage), and accordingly, transistor TR 1 is turned on so that power from flyback transformer FBT flows through the transistor TR 1 to ground, so that FIG. As shown in FIG. 2, a low potential signal is output, and as the low potential signal is applied to the control grid G 1 of the CRT, the retrace does not appear even though the luminance is brightened by the variable resistor VR 1 .

이상에서 설명한 바와같이 본 고안은 수직 및 수평펄스를 이용하여 브라운관의 제어그리드에 인가되는 휘도 조정전원을 제어해줌으로써 휘도를 밝게 해도 귀선이 소거되어 선명한 화면을 나타낼 수 있는 효과가 있게된다.As described above, the present invention controls the luminance adjustment power applied to the control grid of the CRT by using vertical and horizontal pulses, so that the luminance can be cleared so that a clear screen can be displayed.

Claims (1)

수직펄스입력단자(VP)를 저항(R1) 및 다이오드(D1)를 통해 저항(R3) 및 트랜지스터(TR1)의 베이스에 접속함과 아울러 그 접속점에 수평펄스입력단자(HP)를 저항(R2)을 통해 접속하고, 플라이백트랜스(FBT)의 출력측을 저항(R4)을 통해 상기 트랜지스터(TR1)의 콜렉터에 접속함과 아울러 그 접속점을 콘덴서(C1)를 통해 트라운관(CRT)의 제어그리드(G1) 및 가변저항(VR1)에 접속하여 구성된 것을 특징으로 하는 귀선소거회로.The vertical pulse input terminal VP is connected to the base of the resistor R 3 and the transistor TR 1 through a resistor R 1 and a diode D 1 , and a horizontal pulse input terminal HP is connected to the connection point. The resistor R 2 is connected, the output side of the flyback transformer FBT is connected to the collector of the transistor TR 1 via a resistor R 4 , and the connection point is connected through a capacitor C 1 . A return cancellation circuit characterized in that it is connected to the control grid (G 1 ) and the variable resistor (VR 1 ) of the air pipe (CRT).
KR2019860015190U 1986-10-04 1986-10-04 Blanking circuit for tv KR920004402Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019860015190U KR920004402Y1 (en) 1986-10-04 1986-10-04 Blanking circuit for tv

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019860015190U KR920004402Y1 (en) 1986-10-04 1986-10-04 Blanking circuit for tv

Publications (2)

Publication Number Publication Date
KR880008915U KR880008915U (en) 1988-06-30
KR920004402Y1 true KR920004402Y1 (en) 1992-06-29

Family

ID=19256071

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019860015190U KR920004402Y1 (en) 1986-10-04 1986-10-04 Blanking circuit for tv

Country Status (1)

Country Link
KR (1) KR920004402Y1 (en)

Also Published As

Publication number Publication date
KR880008915U (en) 1988-06-30

Similar Documents

Publication Publication Date Title
KR920004402Y1 (en) Blanking circuit for tv
MY105333A (en) Television on-screen character display syatem with provisions for edging characters.
KR920017444A (en) RGB video amplifier with integrated blanking and brightness (luminance) control tracking
KR930020949A (en) Sawtooth Signal Generator with Retrace Slope Selectable in Deflection Device
KR850005213A (en) Triple Level Four-Pulse Encoder Device
KR910003678Y1 (en) Blanking signal eliminating circuit for monitor
KR950010496A (en) TV receiver with caption display
KR920000105Y1 (en) Blanking circuit
KR0172477B1 (en) Circuit for improving power switching noise of image displayer
KR940007548Y1 (en) Apparatus for controlling osd brightness by main screen brightness
JPH0450706Y2 (en)
JPS6413888A (en) Cut-off adjusting circuit
KR940002570Y1 (en) Luminance signal control circuit of teletext tv
KR910004604Y1 (en) On-screen compensative circuit of tv
KR900008168Y1 (en) Image control circuit
KR19980030296A (en) Blanking circuit
CN1033129C (en) Video system including apparatus for deactivating automatic control arrangement
JPS57212871A (en) Black level stabilizing circuit
TH11492EX (en) Television system with a level of picture separation over black for displaying characters on screen.
KR910003670Y1 (en) Vertical size compensating circuit
JPS581008Y2 (en) TV camera couch
KR900000565Y1 (en) Compensating circuits of brightness
KR880001272Y1 (en) On screen playing circuit of a television set
KR900010342Y1 (en) Reverse white circuit
KR930004816Y1 (en) Blanking circuit for tv

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20010605

Year of fee payment: 10

EXPY Expiration of term