KR910017779A - A / D conversion circuit - Google Patents

A / D conversion circuit Download PDF

Info

Publication number
KR910017779A
KR910017779A KR1019900003158A KR900003158A KR910017779A KR 910017779 A KR910017779 A KR 910017779A KR 1019900003158 A KR1019900003158 A KR 1019900003158A KR 900003158 A KR900003158 A KR 900003158A KR 910017779 A KR910017779 A KR 910017779A
Authority
KR
South Korea
Prior art keywords
converter
lsb
receiving
msb
latch
Prior art date
Application number
KR1019900003158A
Other languages
Korean (ko)
Other versions
KR0167227B1 (en
Inventor
홍상표
Original Assignee
문정환
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 금성일렉트론 주식회사 filed Critical 문정환
Priority to KR1019900003158A priority Critical patent/KR0167227B1/en
Publication of KR910017779A publication Critical patent/KR910017779A/en
Application granted granted Critical
Publication of KR0167227B1 publication Critical patent/KR0167227B1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters

Abstract

내용 없음No content

Description

A/D변환 회로A / D conversion circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 본 발명에 따른 A/D변환 회로도.3 is an A / D conversion circuit diagram according to the present invention.

Claims (1)

아날로그 입력(1)과 래더저항1(6a)으로 부터의 기준전압(4)을 받아 변환하여 상위 비트값(MSB)(3)을 얻어내는 병렬 A/D변환기(2)와, 상기 병렬 A/D변환기(2)의 출력(3)을 받아 저장하는 MSB부 래치(5)와 상기 병렬 A/D변환기(2)의 출력을 받아 적분형 A/D변환기(9)와, 상기 적분형 A/D변환기(9)의 적분기(16) 기준전압(8)을 발생하는 래더 저항 2(6b)와, 상기 래더 저항(6b)으로 부터의 기준전압(8)과 아날로그 입력(1)을 받아 변환하여 하위 비트값(LSB)을 얻어내는 적분형 A/D변환기(9)의 출력(10)을 받아 저장하는 LSB부 래치(11)와, 상기 MSB부 래치(5)의 MSB값(7)과 LSB부 래치(11)의 LSB값(12)을 받는 입, 출력부(13)를 포함하여 구성된 것을 특징으로 하는 A/D변환회로.A parallel A / D converter 2 which receives and converts the reference voltage 4 from the analog input 1 and the ladder resistor 1 (6a) to obtain the upper bit value (MSB) (3), and the parallel A / MSB latch 5 for receiving and storing the output 3 of the D converter 2 and an integrated A / D converter 9 for receiving the output of the parallel A / D converter 2 and the integral A / Receives and converts the ladder resistor 2 (6b) generating the reference voltage 8 of the integrator 16 of the D converter 9, the reference voltage 8 and the analog input 1 from the ladder resistor 6b. LSB latch 11 for receiving and storing the output 10 of the integral A / D converter 9 for obtaining the lower bit value LSB, and the MSB value 7 and LSB of the MSB latch 5 And an input / output section (13) for receiving the LSB value (12) of the secondary latch (11). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019900003158A 1990-03-09 1990-03-09 Analog digital converter KR0167227B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900003158A KR0167227B1 (en) 1990-03-09 1990-03-09 Analog digital converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900003158A KR0167227B1 (en) 1990-03-09 1990-03-09 Analog digital converter

Publications (2)

Publication Number Publication Date
KR910017779A true KR910017779A (en) 1991-11-05
KR0167227B1 KR0167227B1 (en) 1999-03-20

Family

ID=19296833

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900003158A KR0167227B1 (en) 1990-03-09 1990-03-09 Analog digital converter

Country Status (1)

Country Link
KR (1) KR0167227B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100798847B1 (en) * 2006-08-07 2008-01-29 김영경 Portable umbrella deposit apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100798847B1 (en) * 2006-08-07 2008-01-29 김영경 Portable umbrella deposit apparatus

Also Published As

Publication number Publication date
KR0167227B1 (en) 1999-03-20

Similar Documents

Publication Publication Date Title
KR910003947A (en) A / D Converter
DE68922989D1 (en) DIGITAL-ANALOG CONVERTER.
DE3277490D1 (en) Analog to digital converter
JPS5728429A (en) Signal converter
KR880001114A (en) Offset automatic correction A / D conversion circuit
KR840001020A (en) Analog digital conversion circuit
KR900002570A (en) Analog and digital conversion circuit
KR900001134A (en) Analog / Digital Conversion Circuit
KR910017779A (en) A / D conversion circuit
KR920017373A (en) Analog digital conversion circuit
KR920019080A (en) Voltage / pulse width conversion circuit
KR930001572A (en) Voltage-to-Current Converter for Active Filters Used in Noise Reduction Circuits
KR830008557A (en) Tuner
DE3485654D1 (en) ANALOG-DIGITAL CONVERTER.
JPS56141620A (en) Output error compensating circuit of digital-to-analog converter
DK452386D0 (en) ECHO COMPENSATION CONNECTION
EP0373736A3 (en) Analog to digital converter
KR900013722A (en) A / D converter circuit using neural network
KR970004364A (en) How analog / digital converters work
KR970078032A (en) Control current generating circuit
KR970055364A (en) Digitally Controlled Multi-Frequency Generator
JPS57115026A (en) Analog-to-digital converter
KR890015156A (en) Sectional integration circuit of digital signal.
JPS57115024A (en) Analog-to-digital converter
JPS6482733A (en) Push-button dial telephone set

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050824

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee