KR910013919A - Inverse gamma correction method - Google Patents

Inverse gamma correction method Download PDF

Info

Publication number
KR910013919A
KR910013919A KR1019890020086A KR890020086A KR910013919A KR 910013919 A KR910013919 A KR 910013919A KR 1019890020086 A KR1019890020086 A KR 1019890020086A KR 890020086 A KR890020086 A KR 890020086A KR 910013919 A KR910013919 A KR 910013919A
Authority
KR
South Korea
Prior art keywords
address
memory
gamma correction
control
inverse gamma
Prior art date
Application number
KR1019890020086A
Other languages
Korean (ko)
Other versions
KR920007313B1 (en
Inventor
곽희국
Original Assignee
강진구
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 강진구, 삼성전자 주식회사 filed Critical 강진구
Priority to KR1019890020086A priority Critical patent/KR920007313B1/en
Publication of KR910013919A publication Critical patent/KR910013919A/en
Application granted granted Critical
Publication of KR920007313B1 publication Critical patent/KR920007313B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00—Details of colour television systems
    • H04N9/64—Circuits for processing colour signals
    • H04N9/68—Circuits for processing colour signals for controlling the amplitude of colour signals, e.g. automatic chroma control circuits
    • H04N9/69—Circuits for processing colour signals for controlling the amplitude of colour signals, e.g. automatic chroma control circuits for modifying the colour signals by gamma correction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00—Details of colour television systems
    • H04N9/79—Processing of colour television signals in connection with recording
    • H04N9/87—Regeneration of colour television signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Picture Signal Circuits (AREA)
  • Facsimile Image Signal Circuits (AREA)
  • Television Signal Processing For Recording (AREA)

Abstract

내용 없음.No content.

Description

역감마 보정방식Inverse gamma correction method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제8도는 본 발명에 따른 역감마 보정회로도,8 is an inverse gamma correction circuit diagram according to the present invention;

제9도는 제8도 계조메모리의 메모리맵,9 is a memory map of grayscale memory of FIG.

제10도는 제8도는 마이컴의 동작 수순도.10 is a flowchart of the operation of the microcomputer.

Claims (2)

역감마 보정방식에 있어서, 제1 및 제2영역 어드레스에 제조보정데이터와 역감마보정데이터가 마스킹되어 있으며, 제1, 제2영역 어드레스 입력에 의하여 상기 마스킹 데이터를 억세스 출력하는 계조메모리(81)와, 보정데이터 소정 제1제어에 의하여 인에이블되어 상기 계조메모리(81)의 제2영역 어드레스를 순차출력하고, 제2영역 어드레스 출력 완료시 알람 신호를 출력하는 어드레스 제어수단과, 상기 어드레스 제어수단의 출력과 상기 계조메모리(81) 어드레스 단자사이에 접속되며 소정 제어에 의해 인에이블되어 상기 제어수단의 출력 어드레스를 상기 계조메모리(81)에 제공하는 어드레스 전달수단과, 입력 아나로그 영상신호를 소정 비트의 디지탈 데이터로 변환 출력하는A/D(97)와, 상기한 어드레스 전달수단의 출력 어드레스의 지정번지에 상기 계조메모리(81)로부터 출력되는 역감마 보정데이터를 저장하고, 상기 A/D부(97)의 화상 데이터 출력에 의하여 상기 저장된 역감마 보정메모리(99)와, 상기 A/D(97)의 출력단자와 상기 역감마 보정메모리(99)의 어드레스단자 사이에 접속되어 소정 제2제어에 의하여 상기 A/D부(97) 의 출력을 상기 메모리(99) 의 어드레스 단자로 일방향 제공하는 리이드 어드레스 제공수단과, 전원 입력 제어에 의하여 상기 어드레스 제어수단의 제1제어를 실행하며 상기 계조메모리(81) 및 역감마 보정메모리(99) 의 리이드와 라이트를 제어하고, 상기 어드레스 제어수단으로 부터 상기 알람신호 발생시 상기 제1제어의 중단을 실행함과 동시에 리이드 어드레스 제공수단의 제2제어를 실행하며 상기 역감마보정메모리(99)의 리이드를 제어하는 역감마보정 제어수단으로 구성함을 특징으로 하는 방식.In the inverse gamma correction method, a manufacturing correction data and an inverse gamma correction data are masked at first and second area addresses, and a gradation memory 81 accessing and outputting the masking data by inputting first and second area addresses. Address control means which is enabled by correction data predetermined first control and sequentially outputs a second area address of the gradation memory 81, and outputs an alarm signal upon completion of outputting the second area address; An address transfer unit connected between the output of the control unit and the address terminal of the gradation memory 81 and enabled by predetermined control to provide an output address of the control unit to the gradation memory 81, and to input an analog video signal. The gray level at the designated address of the A / D 97 for converting and outputting bits into digital data and the output address of the address transfer means. The inverse gamma correction data output from the memory 81 is stored, and the inverse gamma correction memory 99 and the output terminals of the A / D 97 are stored by outputting the image data of the A / D unit 97. And lead address providing means connected between an address terminal of the inverse gamma correction memory 99 and providing one-way output of the A / D unit 97 to an address terminal of the memory 99 by a second predetermined control; And executes first control of the address control means by power input control and controls leads and writes of the gradation memory 81 and the inverse gamma correction memory 99, when the alarm signal is generated from the address control means. And a reverse gamma correction control means for executing the second control of the lead address providing means and controlling the lead of the reverse gamma correction memory 99 at the same time as the interruption of the first control. The way. 제1항에 있어서, 계조메모리(81)가 롬이며 역감마 보정메모리(99)가 다이나믹램임을 특징으로 하는 방식.2. The method according to claim 1, wherein the gradation memory (81) is a ROM and the inverse gamma correction memory (99) is a dynamic RAM. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890020086A 1989-12-29 1989-12-29 Inverse gamma correction method KR920007313B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890020086A KR920007313B1 (en) 1989-12-29 1989-12-29 Inverse gamma correction method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890020086A KR920007313B1 (en) 1989-12-29 1989-12-29 Inverse gamma correction method

Publications (2)

Publication Number Publication Date
KR910013919A true KR910013919A (en) 1991-08-08
KR920007313B1 KR920007313B1 (en) 1992-08-29

Family

ID=19294124

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890020086A KR920007313B1 (en) 1989-12-29 1989-12-29 Inverse gamma correction method

Country Status (1)

Country Link
KR (1) KR920007313B1 (en)

Also Published As

Publication number Publication date
KR920007313B1 (en) 1992-08-29

Similar Documents

Publication Publication Date Title
KR860004356A (en) Data processing device
KR890006003A (en) Data input / output circuit
KR880003252A (en) Microprocessor
KR840003161A (en) Digital gain control system
KR910013919A (en) Inverse gamma correction method
KR910004040A (en) A method of storing video signal data and a circuit for implementing the method
KR880000969A (en) Static RAM
KR880004687A (en) Color Interface Circuits for Digital Color Signals
KR920003769A (en) Surround control circuit
US5239558A (en) Pulse code modulation circuit
KR970008214A (en) A method for changing an integrated circuit from a first mode of operation to a second mode of operation
KR940012343A (en) Video ROM Player System
JP2758399B2 (en) Image memory
JPS63214456A (en) Kanji-character generator
KR910005644A (en) Multi-Grade Image Representation Circuit
KR940013251A (en) Gamma Correction Method and Correction Circuit
KR910011482A (en) Inverse gamma correction circuit and correction data extraction method of video printer device
JPS62147575A (en) Converting circuit for picture element data
JPH02183486A (en) Ram control circuit
KR960030041A (en) Multi-window histogram handler
JPS60204033A (en) Microprogram control device
KR920004978A (en) Address Expansion Method Using I / O Function of Microprocessor
KR930014186A (en) Color video printer circuit
KR920001353A (en) Processor and Coprocessor Communication Methods
KR20000054924A (en) Apparatus and method for converting memory address in video signal processing apparatus

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19891229

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19891229

Comment text: Request for Examination of Application

PG1501 Laying open of application
G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19920731

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19921126

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19921202

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19921202

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19950726

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 19960726

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 19961230

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 19970826

Start annual number: 7

End annual number: 7

FPAY Annual fee payment

Payment date: 19970829

Year of fee payment: 8

PR1001 Payment of annual fee

Payment date: 19970829

Start annual number: 8

End annual number: 8

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee