KR910005342Y1 - Picture compensating circuit for color tv - Google Patents
Picture compensating circuit for color tv Download PDFInfo
- Publication number
- KR910005342Y1 KR910005342Y1 KR2019850014206U KR850014206U KR910005342Y1 KR 910005342 Y1 KR910005342 Y1 KR 910005342Y1 KR 2019850014206 U KR2019850014206 U KR 2019850014206U KR 850014206 U KR850014206 U KR 850014206U KR 910005342 Y1 KR910005342 Y1 KR 910005342Y1
- Authority
- KR
- South Korea
- Prior art keywords
- horizontal
- circuit
- screen
- transistor
- current
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
- H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
- H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
- H04N3/22—Circuits for controlling dimensions, shape or centering of picture on screen
- H04N3/23—Distortion correction, e.g. for pincushion distortion correction, S-correction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F38/00—Adaptations of transformers or inductances for specific applications or functions
- H01F38/42—Flyback transformers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
- H04N5/50—Tuning indicators; Automatic tuning control
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N9/00—Details of colour television systems
- H04N9/12—Picture reproducers
- H04N9/16—Picture reproducers using cathode ray tubes
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Power Engineering (AREA)
- Details Of Television Scanning (AREA)
Abstract
내용 없음.No content.
Description
제 1 도는 본 고안의 상세회로도.1 is a detailed circuit diagram of the present invention.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
가 : 수평구동회로 나 : 수평출력회로A: Horizontal drive circuit B: Horizontal output circuit
다 : 보정회로 TR2: 보상 트랜지스터C: correction circuit TR 2 : compensation transistor
TR3: 수평출력 트랜지스터 FBT : 플라이 백 트랜스TR 3 : Horizontal Output Transistor FBT: Flyback Trans
D : 댐퍼 다이오드 C1, C2: 공진 콘덴서D: damper diode C 1 , C 2 : resonant capacitor
L : 선형코일 H-DY : 수평편향 코일L: Linear Coil H-DY: Horizontal Deflection Coil
C3: 화면보정 콘덴서 C4: 전류 보상 콘덴서C 3 : Screen Compensation Capacitor C 4 : Current Compensation Capacitor
본 고안은 칼라 TV에 있어서 화면의 어두운 배경속에 밝은 화면이 있으면 브라운관의 빔(Beam)전류가 큰 폭으로 변동하므로써 그 양화면의 경계부분에 화면의 찌그러짐이 발생하여 시청자에게 불편을 주게되므로 수평편향 전류를 감소하여 횡방향폭을 줄여 화면의 찌그러짐을 방지할 수 있도록 한 칼라 TV의 화면 보정 회로에 관한 것이다.In the present invention, if there is a bright screen in the dark background of a color TV, the beam current of the CRT fluctuates greatly, resulting in distortion of the screen at the boundary between the two screens, causing inconvenience to viewers. It relates to a screen correction circuit of a color TV to reduce the lateral width to reduce the distortion of the screen.
종래의 칼라TV에서는 화면의 어두운 배경속 밝은 화면이 있으면 그 양쪽 화면의 경계부분에 화면의 찌그러짐이 발생한다. 그것은 브라운관의 빔(Beam) 전류가 큰 폭으로 변동하므로서 생기는 고압 변동이 그 원인이다.In a conventional color TV, when there is a bright screen in a dark background of the screen, the screen is distorted at the boundary of both screens. It is caused by high pressure fluctuations caused by the large fluctuations in the beam current of the CRT.
밝고 어두운 면의 차이가 강하 화면은, 예를 들어 미닫이문, 정보화면, 일기예보등의 화상이 나타날 때 경계부분의 화면에 찌그러짐이 발생하므로써 시청자에게 양질의 화면을 제공할 수 없이 불편을 주게되었다.The difference between the bright and the dark side of the screen is that, for example, when the images of sliding doors, information screens, weather forecasts, etc. appear, the distortion occurs on the screen of the boundary part, which makes the viewer uncomfortable without providing a high-quality screen. .
이와같은 단점을 해결하기 위하여 칼라TV의 플라이 백 트랜스(FLY BACK TRANS)를 고압변동률이 좋은 것으로 사용하여 해결하였으나 이는 생산 단가가 비싸고 순간적으로 변화하는 빔의 전류 변동을 전부 보상하지 못하는 결점이 있었다.In order to solve this drawback, the FLY BACK TRANS of the color TV was solved by using a high voltage variation rate, but this was a disadvantage in that the production cost was expensive and the current fluctuation of the beam, which was changed instantly, was not compensated for.
이와 같은 결점을 보완하기 위한 본 고안은 수평출력회로의 전원으로 동작하는 보상 트랜지스터와 스크린 보정용 콘덴서를 이용하여 콘덴서의 양단자간 전압을 고압부하의 변동에 따라 변화하도록 함으로써 밝은 화면일 때 즉 고압부하가 클 때 콘덴서의 양단자간의 전압을 수평주사 때보다 작게 수평편향 전류를 감소시킴으로써 횡방향의 폭을 줄여 보상하도록 한 것으로, 이를 첨부된 도면에 의해 상세히 설명하면 다음과같다.The present invention to compensate for this drawback is to use a compensation transistor operating as a power supply of the horizontal output circuit and the screen correction capacitor to change the voltage between the terminals of the capacitor according to the change in the high voltage load when the bright screen, that is, When it is large, the voltage between both terminals of the capacitor is reduced to compensate for the horizontal width by reducing the horizontal deflection current to be smaller than in the horizontal scan, which will be described in detail with reference to the accompanying drawings.
수평발진회로(도시되지 않음)가 전원전압(B+)과 접속된 콘덴서(C5), 저항(R2)을 통해서 수평구동트랜지스터(TR1)의 베이스 단자에 연결되고, 그의 에미터단자는 접지되며, 콜렉터단자는 상기 전원전압(B+)과 연결된 수평 구동트랜스(T)의 1차측코일에 접속시켜서 된 수평구동회로(가)와, 상기 수평구동트랜스(T)의 2차측코일과 저항(R2)를 통해 베이스 단자가 연결되고 에미터단자와 콜렉터단자 간에 댐퍼 다이오드(D)가 접속된 수평출력 트랜지스터(TR3)의 콜렉터단자는 공진콘덴서(C1)(C2), 수평편향코일(H-DY), 화면보정콘덴서(C3), 저항(R1)선형코일(L)을 통해 플라이 백 트랜스(FBT)와 연결된 수평출력회로(나)로, 구성된 칼라 TV에 있어서, 상기 수평출력회로(나)에는 상기 수평구동트랜스(T) 2차측코일이 베이스단자에 접속되고 콜렉터단자는 상기 수평출력트랜지스터(TR3)의 에미터단자와 접속된 보상트랜지스터(TR2)와 이 보상 트랜지스터(TR2)의 콜렉터단자에 전류보상용 콘덴서(C4)를 접속시킨 보정회로(다)를 접속구성시켜서 된 것이다.A horizontal oscillation circuit (not shown) is connected to the base terminal of the horizontal drive transistor TR 1 through a capacitor C 5 and a resistor R 2 connected to the power supply voltage B +, and its emitter terminal is grounded. The collector terminal includes a horizontal drive circuit (A) connected to the primary coil of the horizontal drive transformer (T) connected to the power supply voltage (B +), a secondary coil of the horizontal drive transformer (T), and a resistor (R). 2 ) The collector terminal of the horizontal output transistor TR 3 having the base terminal connected through the emitter terminal and the damper diode D connected between the emitter terminal and the collector terminal has a resonant capacitor C 1 (C 2 ) and a horizontal deflection coil ( A horizontal output circuit (B) connected to a flyback transformer (FBT) through a H-DY), a screen compensating capacitor (C 3 ), and a resistor (R 1 ) linear coil (L), wherein the horizontal output comprises: In the circuit (B), the horizontal drive transformer (T) secondary side coil is connected to the base terminal, and the collector terminal is Configuration connecting a power transistor (TR 3) the emitter terminal and the compensating transistor (TR 2) and a compensation transistor (TR 2) the correction circuit (C) which connects the current compensation capacitor (C 4) to the collector terminal of the connection to the It was made.
상기와 같이 구성시켜서 된 본 고안의 작용효과를 설명하면 다음과 같다.Referring to the operation and effect of the subject innovation made up as described above are as follows.
먼저 전원이 인가된 상태에서 수평발진회로(도시되지 않음)로부터 1주기의 수평발진펄스가 수평구동회로(가)의 수평구동 트랜지스터(TR1)의 베이스단자에 입력되게되면, 상기 수평구동 트랜지스터(TR1)는 상기 수평발진펄스가 하이펄스일 때 턴 온되게 되고 수평발진펄스가 로우펄스일때 턴오프되게 된다.First, when a horizontal oscillation pulse of one cycle is input from the horizontal oscillation circuit (not shown) to the base terminal of the horizontal driving transistor TR 1 of the horizontal driving circuit (a) while power is applied, the horizontal driving transistor ( TR 1 ) is turned on when the horizontal oscillation pulse is a high pulse and is turned off when the horizontal oscillation pulse is a low pulse.
따라서 상기 수평구동트랜지스터(TR1)가 턴온될 때, 전원전압(B+)은 수평구동트랜스(T)의 1차코일을 통해 수평구동트랜지스터(TR1)의 콜렉터단자 및 에미터단자로 흐르게 되어 상기 수평구동트랜스(T)의 1차측코일에서는 전압을 발생시키게 되고, 이 발생전압은 2차측코일로 유기되면서 수평구동트랜스(T)의 2차측코일에 접속된 수평출력회로(나)에 수평출력트랜지스터(TR2)를 턴온시켜줌과 동시에 보정회로(다)의 보상 트랜지스터(TR2)를 턴온시켜 주게된다. 그러므로 플라이 백 트랜스(FBT)의 1차측코일의 전압이 상기 수평출력회로(나) 의 수평출력트랜지스터(TR3), 보정회로(다)의 보상트랜지스터(TR2)를 통해 흘러 나가게 된다.Therefore, when the horizontal drive transistor TR 1 is turned on, the power supply voltage B + flows to the collector terminal and the emitter terminal of the horizontal drive transistor TR 1 through the primary coil of the horizontal drive transistor T. The primary coil of the horizontal drive transformer (T) generates a voltage. The generated voltage is induced into the secondary coil, and the horizontal output transistor is connected to the horizontal output circuit (b) connected to the secondary coil of the horizontal drive transformer (T). It is turned on to give a compensation transistor (TR 2) in the (TR 2) at the same time the compensation circuit (C) and turned on sikyeojum. Therefore, the voltage of the primary coil of the flyback transformer FBT flows out through the horizontal output transistor TR 3 of the horizontal output circuit B and the compensation transistor TR 2 of the correction circuit C.
이어서 상기 수평구동트랜지스터(TR2)에 인가되는 수평발진펄스가 로우펄스일 때, 수평구동트랜지스터(TR4)는 오프되게 되므로 상기 수평구동트랜스(T)의 1차측코일에 전원전압(B+)이 흐르지 못하게 되어 상기 수평구동트랜스(T)의 2차측에 접속되어 턴온되어 있던 상기 수평출력트랜지스터(TR3)와 보상트랜지스터(TR2)가 턴오프되게 된다.Subsequently, when the horizontal oscillation pulse applied to the horizontal drive transistor TR 2 is a low pulse, the horizontal drive transistor TR 4 is turned off, so that the power supply voltage B + is applied to the primary coil of the horizontal drive transistor T. The horizontal output transistor TR 3 and the compensation transistor TR 2 which are connected to the secondary side of the horizontal driving transistor T and turned on are turned off.
따라서, 상기 플라이 백 트랜스(FBT)의 1차측코일 전압이 공정콘덴서(C1),(C2)를 통해서 전류 보상용콘덴서(C4)에 충전되게 시작한다. 이어서 전류보상용콘덴서(C4)에 충전이 완료되면, 상기 공진콘덴서(C1),(C2)에 충전되어 있던 전류가 방전을 하면서 수평편향코일(H-DY), 화면보정콘덴서(C3) 선형코일(L)을 통해서 상기 수평출력트랜지스터(TR3)의 내부 댐퍼다이오드(D)를 도통시키게 된다. 이때 플라이 백 트랜스(FBT)의 1차측코일 전류는 수평편향코일(H-DY), 화면보정콘덴서(C3), 선형코일(L)를 통해 전류 보상용콘덴서(C4)로 흐르게 되면서 상기 화면보정콘덴서(C3) 에 충전되게 되는데 이 화면보정 콘덴서(C3) 에 충전되는 전압은 이미 충전되어 있는 보정회로(다)의 전류보상용콘덴서(C4)에 의하여 충전되는 전압이 변화가 생기게 된다. 즉, 상기 전류 보상용 콘덴서(C4)에 충전되어 있는 전하가 많으면 그만큼 화면 보정콘덴서(C3)에 충전되는 전압이 작게되므로 상기 플라이백 트랜스(FBT)로부터 수평편향코일(H-DY)에 흐르는 전류의 량이 그만큼 작게된다.Therefore, the primary coil voltage of the flyback transformer FBT starts to be charged to the current compensation capacitor C 4 through the process capacitors C 1 and C 2 . Subsequently, when the charging is completed in the current compensation capacitor C 4 , the currents charged in the resonant capacitors C 1 and C 2 discharge, while the horizontal deflection coil H-DY and the screen correction capacitor C are discharged. 3 ) The internal damper diode D of the horizontal output transistor TR 3 is conducted through the linear coil L. At this time, the primary coil current of the flyback transformer (FBT) flows to the current compensation capacitor (C 4 ) through the horizontal deflection coil (H-DY), the screen correction capacitor (C 3 ), and the linear coil (L). compensation capacitor (C 3) for there is to be charged, the screen correction capacitor voltage charged to the (C 3) is causing the already voltage changes which are charged by a current compensation capacitor (C 4) for the compensation circuit (C), which is filled do. In other words, if the electric charge charged in the current compensation capacitor C 4 is large, the voltage charged in the screen correction capacitor C 3 decreases so that the horizontal deflection coil H-DY is discharged from the flyback transformer FBT. The amount of current flowing is reduced by that amount.
이와같이 상기 수평발진회로(도시되지 않음)로부터 1주기 마다 플라이 백 트랜스(FNT)의 1차측코일로부터 수평편향코일(H-DY)로 흐르는 전류의 량이 상기 보정회로(다)의 전류보상용콘덴서(C4)에 의하여 변화를 주게되므로 만약 현재 어두운 배경에 밝은 그림이 있을 때, 즉 고압부하가 증가할 때, 플라이 백 트랜스(FBT)의 1차측코일의 출력전압이 증대하여 상기 전류보상용 콘덴서(C4)의 충전전류가 증대되는 반면에, 이에 대응하여 화면 보정용콘덴서(C3)에 충전되는 전류가 감소되어, 상기 수평편향 코일(H-DY)에 흐르는 수평편향 전류가 감소된다. 그러므로 화면의 횡방향 크기가 축소되게되고 따라서 어두운 배경과 밝은 그림의 경계부분에서 빔(Beam)전류가 작게 변동되므로, 화면의 찌그러짐이 보정하게 되는 것이다.In this way, the amount of current flowing from the horizontal oscillation circuit (not shown) to the horizontal deflection coil H-DY from the primary coil of the flyback transformer FNT every one cycle is measured by the current compensation capacitor of the correction circuit C. C 4 ), so that when there is a bright picture on a dark background, that is, when the high voltage load is increased, the output voltage of the primary coil of the flyback transformer (FBT) is increased so that the current compensation capacitor ( While the charging current of C 4 ) is increased, the current charged in the screen correction capacitor C 3 is correspondingly reduced, so that the horizontal deflection current flowing through the horizontal deflection coil H-DY is reduced. Therefore, the lateral size of the screen is reduced, and thus the beam current fluctuates small at the boundary between the dark background and the bright picture, thereby correcting the distortion of the screen.
이상에서 설명한 바와같이, 본 고안은 TV화면에서 어두운 배경에 밝은 그림이 있을 때, 플라이 백 트랜스의 1차측코일의 전류증대로 수평편향코일에 흐르는 전류가 증대되어, 화면이 찌그러지게 되는것을 보정회로를 이용하여 수평편향코일에 흐르는 전류를 감소시킴으로써, 화면의 횡방향크기를 축소시켜 화면의 찌그러짐을 보정하게 되므로, 찌그러짐이 없는 선명한 화면을 볼 수 있게되는 효과를 제공하게 되는 것이다.As described above, the present invention has a correction circuit that, when there is a bright picture on a dark background on a TV screen, the current flowing in the horizontal deflection coil is increased due to the increase of the current of the primary coil of the flyback transformer and the screen is distorted. By reducing the current flowing in the horizontal deflection coil by using, to reduce the lateral size of the screen to correct the distortion of the screen, thereby providing an effect that can see a clear screen without distortion.
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019850014206U KR910005342Y1 (en) | 1985-10-25 | 1985-10-25 | Picture compensating circuit for color tv |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019850014206U KR910005342Y1 (en) | 1985-10-25 | 1985-10-25 | Picture compensating circuit for color tv |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR870007548U KR870007548U (en) | 1987-05-13 |
| KR910005342Y1 true KR910005342Y1 (en) | 1991-07-22 |
Family
ID=19246156
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR2019850014206U KR910005342Y1 (en) | 1985-10-25 | 1985-10-25 | Picture compensating circuit for color tv |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR910005342Y1 (en) |
-
1985
- 1985-10-25 KR KR2019850014206U patent/KR910005342Y1/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR870007548U (en) | 1987-05-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR920001822B1 (en) | Power supply and deflection circuit providing multiple scan raters | |
| US3668463A (en) | Raster correction circuit utilizing vertical deflection signals and high voltage representative signals to modulate the voltage regulator circuit | |
| US5469029A (en) | Deflection apparatus for raster scanned CRT displays | |
| CA2040253C (en) | High voltage stabilization circuit for video display apparatus | |
| KR920001823B1 (en) | Multiple scan rate deflection circuit incorporating scan compensation | |
| US5663615A (en) | Reciprocal deflection type CRT displaying apparatus | |
| JP2845879B2 (en) | Video equipment | |
| US4868464A (en) | Linearity correction circuit for television receiver | |
| KR910005342Y1 (en) | Picture compensating circuit for color tv | |
| US5420483A (en) | Television deflection distortion correcting circuit | |
| US5466993A (en) | Deflection apparatus for raster scanned CRT displays | |
| US5945791A (en) | High voltage system | |
| KR100309663B1 (en) | Horizontal deflection circuit for television sets | |
| KR20010080642A (en) | Dynamic s-correction | |
| US4843285A (en) | Vertical tracking circuit | |
| KR920000912Y1 (en) | High voltage stabilization circuit | |
| KR100491230B1 (en) | Diode modulator generating a line s-correction | |
| US2799799A (en) | Cathode ray deflection systems | |
| JP3316282B2 (en) | Television receiver | |
| US5777685A (en) | Deflection signal pulse shaper circuit | |
| KR100279152B1 (en) | Internal Pincushion Compensator for Monitors | |
| JP2892705B2 (en) | Horizontal output circuit | |
| KR890007090Y1 (en) | Grightness change compensator | |
| KR950001802Y1 (en) | Horizontal compensating circuit for multimonitor | |
| GB2098424A (en) | Horizontal driver and linearity circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E902 | Notification of reason for refusal | ||
| E701 | Decision to grant or registration of patent right | ||
| REGI | Registration of establishment | ||
| FPAY | Annual fee payment |
Payment date: 19980616 Year of fee payment: 8 |
|
| LAPS | Lapse due to unpaid annual fee |