KR910002839Y1 - Audio and video signal switching circuit - Google Patents

Audio and video signal switching circuit Download PDF

Info

Publication number
KR910002839Y1
KR910002839Y1 KR2019850013517U KR850013517U KR910002839Y1 KR 910002839 Y1 KR910002839 Y1 KR 910002839Y1 KR 2019850013517 U KR2019850013517 U KR 2019850013517U KR 850013517 U KR850013517 U KR 850013517U KR 910002839 Y1 KR910002839 Y1 KR 910002839Y1
Authority
KR
South Korea
Prior art keywords
audio
multiplexer
input
terminals
output
Prior art date
Application number
KR2019850013517U
Other languages
Korean (ko)
Other versions
KR870007568U (en
Inventor
노창우
Original Assignee
주식회사 금성사
허신구
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 금성사, 허신구 filed Critical 주식회사 금성사
Priority to KR2019850013517U priority Critical patent/KR910002839Y1/en
Publication of KR870007568U publication Critical patent/KR870007568U/en
Application granted granted Critical
Publication of KR910002839Y1 publication Critical patent/KR910002839Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1737—Controllable logic circuits using multiplexers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
    • H01H2231/00—Applications
    • H01H2231/036—Radio; TV

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Electronic Switches (AREA)

Abstract

내용 없음.No content.

Description

음성 및 영상신호 절환 스위치 회로Audio and Video Signal Switching Circuit

제1도는 본 고안의 회로도.1 is a circuit diagram of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

가 : 2진 계수기 3, 4 : 멀리 풀렉서A: Binary counter 3, 4: Fuller away

So : 스위치So: switch

본 고안은 2진 계수기의 출력을 멀티플렉서 제어단자에 연결하여 버튼스위치를 누를때마다 2진 계수기에 입력되는 펄스에 따라 멀리플렉서에 입력되는 다수개의 영상 및 음성신호를 순차적으로 절환시킬 수 있도록 한 절환 스위치 회로의 구성에 관한 것이다.The present invention connects the output of the binary counter to the multiplexer control terminal so that a plurality of video and audio signals can be sequentially switched to the multiplexer according to the pulse input to the binary counter every time the button switch is pressed. The configuration of the switching switch circuit.

종래에는 텔레비전 수상기를 비디오 테이프 레코더에 연결하거나 컴퓨터 모니터 등으로 겸용하여 사용할 때에 이들 각 기기로부터 텔레비전 수상기로 입력되는 영상 및 음성신호를 적절히 수동 스위치 절환해야 되었으나 종래에는 2개의 신호 절환만 되었으므로 불편하였고 또 다수의 신호절환을 하고자 할 때에는 절환 스위치가 여러개 필요하게 되어 구성이 복잡해지고 제조원가가 높아진다는 단점이 있었다.Conventionally, when a television receiver is connected to a video tape recorder or used as a computer monitor, the video and audio signals inputted from each of these devices to the television receiver have to be manually switched appropriately. When a large number of signal switching is required, there are disadvantages in that a plurality of switching switches are required, which makes the configuration complicated and increases the manufacturing cost.

본 고안은 이와 같은 단점을 없이하도록 버튼 스위치를 누를 때마다 2개 이상인 다수개의 신호절환이 순차적으로 되도록 하여 기기 사용에 편리를 도모하고 절환스위치부의 구성을 간단히 하며 제조원가를 절감 할 수 있도록한 것으로서 이러한 본 고안의 구성 및 작용 효과는 다음과 같다.The present invention is designed to facilitate the use of the device, to simplify the configuration of the switching switch unit and to reduce the manufacturing cost, so that a plurality of two or more signal switching is sequentially performed each time the button switch is pressed to avoid such disadvantages. The constitution and effect of the present invention are as follows.

즉, 본 고안 회로 구성은 제1도에 도시된 바와 같이, 2개의 JK플립플롭(1,2)으로 된 2진 계수기(가)의 출력(Q0, Q1)은 각각 4개의 서로 다른 영상 및 음성신호가 입력단자(D0∼D3, D0'∼D3')에 각각 입력되는 멀티플레서(3,4)의 제어단자(A0A1,A0'A1')에 연결하되 멀티플렉서(3,4)의 출력(Y0,Y0')은 각각 텔레비전 수상기의 영상 및 음성회로에 연결하여서 된 것으로서, J0,J1,K0,K1은 플립플롭 입력단자, CK0,CK1은 콜록입력단자, So는 스위치, C1,C2,R1은 잡음제거용 콘덴서, +vcc는 전원이다.In other words, the circuit structure of the present invention is shown in FIG. 1, and the outputs Q 0 and Q 1 of the binary counter A of two JK flip-flops 1 and 2 are each of four different images. And control signals A 0 A 1 and A 0 'A 1 ' of the multiplexers 3 and 4 to which audio signals are input to the input terminals D 0 to D 3 and D 0 'to D 3 ', respectively. The outputs (Y 0 , Y 0 ′) of the multiplexers 3 and 4 are connected to the video and audio circuits of the television receiver, respectively, and J 0 , J 1 , K 0 , and K 1 are the flip-flop input terminals, CK. 0 , CK 1 is the call input terminal, So is the switch, C 1 , C 2 , R 1 is the noise canceling capacitor, + vcc is the power supply.

본 고안의 작용효과는 다음과 같다.Effects of the present invention are as follows.

제1도에서 최초의 JK플립플롭(1,2)은 리세트 상태가 되어 그 출력(Q0,Q1)은 모두 "0"이므로 이 신호가 멀티플레서(3)의 제어단자(A0,A1)와 멀티플렉서(4)의 제어단자(A0',A1')에 가해져서 멀티플레서(3)는 입력단자(DO)와 출력단자(Yo)가 멀티플레서(4)는 입력단자(Do')와 출력단자(Yo')가 연결되어 있게 된다.In FIG. 1, the first JK flip-flop (1, 2) is reset and its outputs (Q 0 , Q 1 ) are all "0", so this signal is the control terminal (A 0 ,) of the multiplexer 3. A 1 ) and the control terminals A 0 ′ and A 1 ′ of the multiplexer 4 so that the multiplexer 3 has an input terminal DO and an output terminal Yo and the multiplexer 4 has an input terminal ( Do ') and output terminal (Yo') are connected.

따라서 멀티플렉서(3)의 입력단자(Do)로 입력되는 텔레비전 영상신호가 출력단자(Yo)로 출력되고 멀티플렉서(4)의 입력단자(Do')로 입력되는 텔레비전 음성신호는 출력단자(Yo')로 출력된다.Therefore, the television video signal input to the input terminal Do of the multiplexer 3 is output to the output terminal Yo, and the television audio signal input to the input terminal Do 'of the multiplexer 4 is output terminal Yo'. Is output.

이때 스위치(So)를 누르면 JK플립플롭(1)의 콜록입력단자(CK0)에 콜록 펄스가 입력되므로 플립플롭(1,2)으로 구성된 2진 계수기(가)의 출력(Q1,Q0)은 "0,1"이 되고 이 신호는 멀리플렉서(3)의 제어단자(A1,A0)와 멀리플렉서(4)의 제어단자(A1',A0)에 각각 가해지므로 멀리플렉서(3)는 입력단자(D1)와 출력단자(Y0')를 멀티플렉서(4)는 입력단자(D')와 출력단자(Yo')를 내부 연결시키게 되어 다른 기기로부터 멀티플렉서(3,4)의 각 입력단자(D1)에 입려되는 영상 및 음성신호를 단자(Y0,Y0')로 각각 출력하게 된다. 스위치(So)를 또 누르면 상기와 같은 작용으로 2진 계수기(가)의 출력(Q1,Q0)은 "1, 0"이되고 멀티플랙서(3,4)는 각각 입력단자(D2, D2')와 출력단자(Y0, Y0')를 연결시키게 되며, 스위치(S0)를 다시 누르면 2진 계수기(가)의 출력(Q1,Q0)은 "1,1"이 되어 멀티플렉서(3,4)는 각각 입력단자(D3,D3')와 출력단자(Ys,Y0')를 연결시키게 되는 것이다.At this time, when the switch (So) is pressed, the coke pulse is input to the coke input terminal (CK 0 ) of the JK flip-flop (1), so that the output of the binary counter (a) consisting of the flip-flops (1, 2) (Q 1 , Q 0) ) Becomes "0,1", and this signal is applied to the control terminals A 1 and A 0 of the far multiplexer 3 and the control terminals A 1 'and A 0 of the far multiplexer 4, respectively. The multiplexer 3 connects the input terminal D 1 and the output terminal Y 0 ′, and the multiplexer 4 internally connects the input terminal D ′ and the output terminal Yo ′ to the multiplexer ( The video and audio signals applied to the input terminals D 1 of 3 and 4 are output to the terminals Y 0 and Y 0 ′, respectively. When the switch (So) is pressed again, the outputs (Q1, Q0) of the binary counter (A) become "1, 0", and the multiplexers (3, 4) are input terminals (D2, D2 ', respectively). ) And the output terminals (Y0, Y0 '), press the switch (S0) again, the output (Q 1 , Q 0 ) of the binary counter (A) becomes "1, 1" and the multiplexer (3, 4) ) Is to connect input terminals (D 3 , D 3 ') and output terminals (Ys, Y 0 '), respectively.

즉, 스위치(So)를 누를때마다 멀티플렉서(3)는 순차적으로 입력단자(D0∼D3)와 출력단자(Y0)를 멀티플렉서(4)는 순차적으로 입력단자(D0'∼D3')와 출력단자(Y0')을 연결하여 4개의 영상 및 음성 신호를 절환시키게 되는 것이다.That is, each time the switch So is pressed, the multiplexer 3 sequentially inputs the terminals D 0 to D 3 and the output terminal Y 0 , and the multiplexer 4 sequentially inputs the terminals D 0 'to D 3. ') And the output terminal (Y 0 ') are connected to switch the four video and audio signals.

이와 같이 본 고안은 구성이 간단하고 1개의 스위치로 4개의 신호절환이 되어 사용하기가 편리해지게 된 것이다.In this way, the present invention is simple in configuration and four signals are switched by one switch, which is convenient to use.

Claims (1)

2개의 JK플립플롭(1,2)으로된 2진 계수기(가)의 출력(Q0,Q1)은 각각4개의 서로 다른 영상 및 음성신호가 입력단자(D0∼D3,D0'∼D3')에 각각 연결되 멀리플렉서(3,4)의 출력(Yo, Yo')은 각각 텔레비전 수상기의 영상 및 음성회로에 각각 입력되는 멀리플렉서(3,4)의 제어단자(A0∼A1. A0'A1')에 연결하여서 된 음성 및 영상신호 절환 스위치 회로.The output (Q 0 , Q 1 ) of the binary counter (a) consisting of two JK flip-flops (1, 2) is provided with four different video and audio signals, respectively, from the input terminals (D 0 to D 3, D 0 '). The outputs Yo and Yo of the multiplexers 3 and 4 respectively connected to ˜D 3 ′ are respectively connected to the control terminals of the multiplexers 3 and 4 respectively input to the video and audio circuits of the television receiver. A 0 to A 1. A 0 'A 1 ') is a circuit for switching audio and video signals.
KR2019850013517U 1985-10-17 1985-10-17 Audio and video signal switching circuit KR910002839Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019850013517U KR910002839Y1 (en) 1985-10-17 1985-10-17 Audio and video signal switching circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019850013517U KR910002839Y1 (en) 1985-10-17 1985-10-17 Audio and video signal switching circuit

Publications (2)

Publication Number Publication Date
KR870007568U KR870007568U (en) 1987-05-13
KR910002839Y1 true KR910002839Y1 (en) 1991-05-02

Family

ID=19245914

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019850013517U KR910002839Y1 (en) 1985-10-17 1985-10-17 Audio and video signal switching circuit

Country Status (1)

Country Link
KR (1) KR910002839Y1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040019222A (en) * 2002-08-27 2004-03-05 이미지퀘스트(주) An audio input selecting circuit of a monitor using a general purpose analog multiplexer

Also Published As

Publication number Publication date
KR870007568U (en) 1987-05-13

Similar Documents

Publication Publication Date Title
JPS52146534A (en) Input circuit
GB1472208A (en) Electronic switches
KR910002839Y1 (en) Audio and video signal switching circuit
GB840956A (en) Switching matrices employing radiation-emissive and radiation-sensitive devices
KR890003240A (en) Video signal processing device
JPS5550734A (en) Programmable delay integrated circuit element
JP2881788B2 (en) Video signal switching device
KR900002232B1 (en) Video signal transfering circuit of double deck vtr
SU1690012A1 (en) Multibit push-button switch
SU1485393A1 (en) Device for switching electrical circuit
ATE163116T1 (en) PROGRAMMABLE MONITORING DEVICE FOR A KEYBOARD
KR930003568A (en) Controller
SU725217A1 (en) Contact bounce preventing device
KR850001849Y1 (en) Singnal matching circuit
SU834909A1 (en) N-channel switching device
SU797072A1 (en) Multichannel switching device
JPS56162567A (en) Test-call generator
JPS57186891A (en) Picture recording and reproducing device
JPS6417176A (en) Switched capacitor circuit
JPS5567250A (en) Transmitter-receiver
JPS63257352A (en) Signal circuit switching device
JPH0310313A (en) Input signal converter
JPS6127024A (en) Selecting circuit
KR920022898A (en) CATV Broadcasting Ad Insertion Circuit
JPS59147294U (en) analog signal processing device

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19940326

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee