KR910002184A - Channel speed conversion and channel aggregation signal - Google Patents

Channel speed conversion and channel aggregation signal Download PDF

Info

Publication number
KR910002184A
KR910002184A KR1019890008108A KR890008108A KR910002184A KR 910002184 A KR910002184 A KR 910002184A KR 1019890008108 A KR1019890008108 A KR 1019890008108A KR 890008108 A KR890008108 A KR 890008108A KR 910002184 A KR910002184 A KR 910002184A
Authority
KR
South Korea
Prior art keywords
channel
speed
data
serial
speed conversion
Prior art date
Application number
KR1019890008108A
Other languages
Korean (ko)
Other versions
KR920002269B1 (en
Inventor
조규섭
이종현
고제수
송주빈
Original Assignee
경상현
재단법인 한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 경상현, 재단법인 한국전자통신연구소 filed Critical 경상현
Priority to KR1019890008108A priority Critical patent/KR920002269B1/en
Publication of KR910002184A publication Critical patent/KR910002184A/en
Application granted granted Critical
Publication of KR920002269B1 publication Critical patent/KR920002269B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L17/00—Apparatus or local circuits for transmitting or receiving codes wherein each character is represented by the same number of equal-length code elements, e.g. Baudot code
    • H04L17/02—Apparatus or circuits at the transmitting end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems

Abstract

내용 없음No content

Description

채널속도 변환 및 채널 집선신호Channel speed conversion and channel aggregation signal

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 회로도1 is a circuit diagram of the present invention

Claims (1)

IMUX 시스템에서 채널집선 및 속도변환을 위한 회로에 있어서, 4개의 라인을 통해 들어오는 2048kbps의 데이타 입력신호를 시스템클럭(F0)의 제어에 의해 1개의 라인으로 집선하여 2048kbps의 속도로 출력하는 집선수단(1), 상기 집선수단(1)으로 부터의 출력을 BCKX 클럭에 의해 래치하여 상기 2048Kbps의 직렬데이타를 8비트의 병렬 데이타로 변환하여 출력하는 직렬/병렬 변환수단(2), 상기 직렬/병렬 변환수단(2)으로 부터의 출력을 PE 클럭신호에 의해 8비트씩 래치하고, 400KHz 클럭신호에 의해 속도 변환을 행하여 상기 병렬데이타를 400Kbps의 직렬데이타로 송출하는 병렬/직렬 및 속도 변환수단(3)으로 구성된 것을 특징으로 하는 채널속도 변환 및 채널집선회로.In a circuit for channel aggregation and speed conversion in an IMUX system, a converging means for concentrating a data input signal of 2048 kbps coming through four lines into one line by controlling the system clock F0 and outputting at a speed of 2048 kbps ( 1), serial / parallel conversion means (2) for latching the output from the converging means (1) by a BCKX clock to convert the 2048 Kbps serial data into 8-bit parallel data and output the parallel data; Parallel / serial and speed converting means (3) for latching the output from the means (2) by 8 bits with a PE clock signal, converting the speed with a 400KHz clock signal, and sending out the parallel data as 400Kbps serial data. Channel speed conversion and channel aggregation circuit, characterized in that consisting of. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890008108A 1989-06-13 1989-06-13 Apparatus for changing channel data speed and concentrating channel data KR920002269B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890008108A KR920002269B1 (en) 1989-06-13 1989-06-13 Apparatus for changing channel data speed and concentrating channel data

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890008108A KR920002269B1 (en) 1989-06-13 1989-06-13 Apparatus for changing channel data speed and concentrating channel data

Publications (2)

Publication Number Publication Date
KR910002184A true KR910002184A (en) 1991-01-31
KR920002269B1 KR920002269B1 (en) 1992-03-20

Family

ID=19287045

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890008108A KR920002269B1 (en) 1989-06-13 1989-06-13 Apparatus for changing channel data speed and concentrating channel data

Country Status (1)

Country Link
KR (1) KR920002269B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100349734B1 (en) * 1998-01-30 2002-08-22 가부시끼가이샤 도시바 Power supply device for electromotive railcar

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100848923B1 (en) * 2007-01-23 2008-07-29 삼성네트웍스 주식회사 Cable network system using channel bonding, channel inspecting method and channel moving method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100349734B1 (en) * 1998-01-30 2002-08-22 가부시끼가이샤 도시바 Power supply device for electromotive railcar

Also Published As

Publication number Publication date
KR920002269B1 (en) 1992-03-20

Similar Documents

Publication Publication Date Title
KR920022699A (en) Delay compensation circuit
KR880014795A (en) Receiver
KR960025082A (en) Data transmission device
KR900013715A (en) Clock signal conversion circuit
KR910002184A (en) Channel speed conversion and channel aggregation signal
KR910003475A (en) Sequence controller
KR940027383A (en) Bus multiplexing circuit
KR960035278A (en) Packet construction circuit for hardware packet router
KR900005265A (en) Data input device
KR910002185A (en) Channel Speed Conversion and Channel Separation Circuit
KR970004842A (en) Parallel conversion priority processing circuit of three serial signals
KR880008179A (en) Processor-to-processor communication using FIFO
KR880003486A (en) Differential PCM signal formation method and device
KR930022363A (en) Data output buffer using level conversion circuit
KR850005113A (en) 4-wire keyboard communication method
KR920017374A (en) Analog-to-digital converter
KR970056220A (en) Signal converter for connecting terminal
KR870010441A (en) Data transmission circuit of microcomputer
KR890013888A (en) Digital PWM Signal Generator Using Digital Carrier Generator
KR970055487A (en) Variable Slew Rate Control Logic Circuit
KR910017321A (en) High speed digital signal analysis device
KR920017354A (en) Pulse generator with edge detection
KR900013745A (en) Variable speed circuit
KR940019102A (en) Serial data transmission circuit
KR900002158A (en) Transmission and reception clock supply method of data terminal device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19971211

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee