KR910001749U - Binary counter circuit with belt-in test logic - Google Patents

Binary counter circuit with belt-in test logic

Info

Publication number
KR910001749U
KR910001749U KR2019890009497U KR890009497U KR910001749U KR 910001749 U KR910001749 U KR 910001749U KR 2019890009497 U KR2019890009497 U KR 2019890009497U KR 890009497 U KR890009497 U KR 890009497U KR 910001749 U KR910001749 U KR 910001749U
Authority
KR
South Korea
Prior art keywords
belt
counter circuit
binary counter
test logic
logic
Prior art date
Application number
KR2019890009497U
Other languages
Korean (ko)
Other versions
KR940003251Y1 (en
Inventor
김창오
Original Assignee
금성알렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성알렉트론 주식회사 filed Critical 금성알렉트론 주식회사
Priority to KR2019890009497U priority Critical patent/KR940003251Y1/en
Publication of KR910001749U publication Critical patent/KR910001749U/en
Application granted granted Critical
Publication of KR940003251Y1 publication Critical patent/KR940003251Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
    • H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
    • H03K23/56—Reversible counters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers
    • H03K21/02—Input circuits
KR2019890009497U 1989-06-30 1989-06-30 Built-in test logic binary counter circuit KR940003251Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019890009497U KR940003251Y1 (en) 1989-06-30 1989-06-30 Built-in test logic binary counter circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019890009497U KR940003251Y1 (en) 1989-06-30 1989-06-30 Built-in test logic binary counter circuit

Publications (2)

Publication Number Publication Date
KR910001749U true KR910001749U (en) 1991-01-25
KR940003251Y1 KR940003251Y1 (en) 1994-05-16

Family

ID=19287810

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019890009497U KR940003251Y1 (en) 1989-06-30 1989-06-30 Built-in test logic binary counter circuit

Country Status (1)

Country Link
KR (1) KR940003251Y1 (en)

Also Published As

Publication number Publication date
KR940003251Y1 (en) 1994-05-16

Similar Documents

Publication Publication Date Title
DE68921269T2 (en) Integrated test circuit.
DE68917235T2 (en) Programmable logic circuit.
DE69031861T2 (en) Programmable logic circuit with multi-function input pin
DE69024431T2 (en) Flip-flop circuit
DE69031067D1 (en) Superconducting logic circuit with hysteresis behavior
DE69021683D1 (en) Self-testable edge logic circuit.
DE69016509T2 (en) Integrated semiconductor circuit arrangement with test circuit.
DE68927984T2 (en) Logic circuit with a test function
DE69029634D1 (en) Test latch circuit
DE69026256D1 (en) ENCRYPTION CIRCUIT WITH PROGRAMMABLE LOGIC
DE69023358T2 (en) Logical circuit.
DE68916249D1 (en) Logic circuit.
DE68928600D1 (en) Extended test circuit
DE68925748T2 (en) Logical circuit
KR910001749U (en) Binary counter circuit with belt-in test logic
DE68928341T2 (en) Integrated circuit configuration with fast local access time
DE69122184T2 (en) Threshold-free logic circuit
KR910006515U (en) Counter logic circuit
DE69025112T2 (en) Amplifier circuit with two inverters
KR910001745U (en) Ternary logic circuit
KR890017883A (en) Logic circuit
KR950021818U (en) Test logic circuit
KR900015053U (en) PLC high-speed counter module circuit with ring counter function
KR910005121U (en) Counter circuit with arbitrary initial value
KR880001452U (en) Logic circuit with hysteresis

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20030417

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee