KR910001745U - Ternary logic circuit - Google Patents

Ternary logic circuit

Info

Publication number
KR910001745U
KR910001745U KR2019890009580U KR890009580U KR910001745U KR 910001745 U KR910001745 U KR 910001745U KR 2019890009580 U KR2019890009580 U KR 2019890009580U KR 890009580 U KR890009580 U KR 890009580U KR 910001745 U KR910001745 U KR 910001745U
Authority
KR
South Korea
Prior art keywords
logic circuit
ternary logic
ternary
circuit
logic
Prior art date
Application number
KR2019890009580U
Other languages
Korean (ko)
Other versions
KR930006138Y1 (en
Inventor
박승우
Original Assignee
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사 filed Critical 금성일렉트론 주식회사
Priority to KR2019890009580U priority Critical patent/KR930006138Y1/en
Publication of KR910001745U publication Critical patent/KR910001745U/en
Application granted granted Critical
Publication of KR930006138Y1 publication Critical patent/KR930006138Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/0948—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET using CMOS or complementary insulated gate field-effect transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
KR2019890009580U 1989-06-30 1989-06-30 3 state logic circuit KR930006138Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019890009580U KR930006138Y1 (en) 1989-06-30 1989-06-30 3 state logic circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019890009580U KR930006138Y1 (en) 1989-06-30 1989-06-30 3 state logic circuit

Publications (2)

Publication Number Publication Date
KR910001745U true KR910001745U (en) 1991-01-25
KR930006138Y1 KR930006138Y1 (en) 1993-09-13

Family

ID=19287835

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019890009580U KR930006138Y1 (en) 1989-06-30 1989-06-30 3 state logic circuit

Country Status (1)

Country Link
KR (1) KR930006138Y1 (en)

Also Published As

Publication number Publication date
KR930006138Y1 (en) 1993-09-13

Similar Documents

Publication Publication Date Title
DE69016850T2 (en) Charge-discharge circuit.
DE69024431D1 (en) Flip-flop circuit
DE69031603T2 (en) Integrated gating circuit
DE69021683D1 (en) Self-testable edge logic circuit.
DE3785833T2 (en) Logic circuit.
DK178686D0 (en) CIRCUIT LOGIC CIRCUIT
DE69029468T2 (en) Integrated circuit arrangement
DE69023358D1 (en) Logical circuit.
DE69126832T2 (en) BiCMOS logic circuit
DE69024576D1 (en) Mode selector circuit
NO178316C (en) delay circuit
DE68916249D1 (en) Logic circuit.
DE69029922T2 (en) Bi-CMOS circuit
DE68925748D1 (en) Logical circuit
KR910008129U (en) Return Emphasis Circuit
DE69122184T2 (en) Threshold-free logic circuit
KR910001745U (en) Ternary logic circuit
KR900019429U (en) Ternary inverter circuit
KR850006789A (en) Logic circuit
FR2648943B1 (en) SAMPLE-LOCKER CIRCUIT
KR900019464U (en) Ternary logic conversion circuit
KR900019465U (en) Ternary logic conversion circuit
KR900019467U (en) Ternary logic conversion circuit
KR900019468U (en) Ternary logic conversion circuit
DE59010443D1 (en) Integrated circuit arrangement

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20020820

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee