KR880001452U - Logic circuit with hysteresis - Google Patents
Logic circuit with hysteresisInfo
- Publication number
- KR880001452U KR880001452U KR2019860009248U KR860009248U KR880001452U KR 880001452 U KR880001452 U KR 880001452U KR 2019860009248 U KR2019860009248 U KR 2019860009248U KR 860009248 U KR860009248 U KR 860009248U KR 880001452 U KR880001452 U KR 880001452U
- Authority
- KR
- South Korea
- Prior art keywords
- hysteresis
- logic circuit
- logic
- circuit
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/023—Generators characterised by the type of circuit or by the means used for producing pulses by the use of differential amplifiers or comparators, with internal or external positive feedback
- H03K3/0233—Bistable circuits
- H03K3/02337—Bistables with hysteresis, e.g. Schmitt trigger
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019860009248U KR890005519Y1 (en) | 1986-06-30 | 1986-06-30 | Logic circuit with hysteresis |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019860009248U KR890005519Y1 (en) | 1986-06-30 | 1986-06-30 | Logic circuit with hysteresis |
Publications (2)
Publication Number | Publication Date |
---|---|
KR880001452U true KR880001452U (en) | 1988-03-15 |
KR890005519Y1 KR890005519Y1 (en) | 1989-08-21 |
Family
ID=27520152
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019860009248U KR890005519Y1 (en) | 1986-06-30 | 1986-06-30 | Logic circuit with hysteresis |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR890005519Y1 (en) |
-
1986
- 1986-06-30 KR KR2019860009248U patent/KR890005519Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR890005519Y1 (en) | 1989-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DK590187A (en) | PRINTED-ANTENNA circuit | |
DE3769564D1 (en) | LOGICAL CIRCUIT. | |
DK638687A (en) | BAEREBELGEREGREPRODUCING CIRCUIT | |
DE69024431D1 (en) | Flip-flop circuit | |
DE3779784T2 (en) | LOGICAL CIRCUIT. | |
KR900011154A (en) | Logic level conversion circuit | |
DE69031067D1 (en) | Superconducting logic circuit with hysteresis behavior | |
DE68926518D1 (en) | Flip-flop circuit | |
DE3785400T2 (en) | Circuit with hysteresis. | |
DE3688564T2 (en) | Sequential logic circuit. | |
DE3785833T2 (en) | Logic circuit. | |
DK178686D0 (en) | CIRCUIT LOGIC CIRCUIT | |
FR2608335B1 (en) | CMOS LOGIC CIRCUIT | |
DE3581936D1 (en) | INTEGRATED LOGIC CIRCUIT. | |
DE3884713T2 (en) | Logical circuit. | |
DE3787037T2 (en) | Hold circuit. | |
DE3689291D1 (en) | Bistable circuit. | |
KR880001452U (en) | Logic circuit with hysteresis | |
KR850006789A (en) | Logic circuit | |
KR880006849A (en) | Logic circuit | |
ATA154388A (en) | INTEGRATED CIRCUIT ARRANGEMENT | |
KR890017883A (en) | Logic circuit | |
DE68912176D1 (en) | Master-slave buffer circuit. | |
KR880005039U (en) | Shaded logic circuit | |
RO91571A2 (en) | LOGIC INTEGRATED CIRCUIT |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 19910914 Year of fee payment: 4 |
|
LAPS | Lapse due to unpaid annual fee | ||
FPAY | Annual fee payment |
Payment date: 20000724 Year of fee payment: 12 |
|
EXPY | Expiration of term |