KR910001746U - Ternary inverter circuit - Google Patents

Ternary inverter circuit

Info

Publication number
KR910001746U
KR910001746U KR2019890009581U KR890009581U KR910001746U KR 910001746 U KR910001746 U KR 910001746U KR 2019890009581 U KR2019890009581 U KR 2019890009581U KR 890009581 U KR890009581 U KR 890009581U KR 910001746 U KR910001746 U KR 910001746U
Authority
KR
South Korea
Prior art keywords
inverter circuit
ternary inverter
ternary
circuit
inverter
Prior art date
Application number
KR2019890009581U
Other languages
Korean (ko)
Other versions
KR940000251Y1 (en
Inventor
박승우
Original Assignee
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사 filed Critical 금성일렉트론 주식회사
Priority to KR2019890009581U priority Critical patent/KR940000251Y1/en
Publication of KR910001746U publication Critical patent/KR910001746U/en
Application granted granted Critical
Publication of KR940000251Y1 publication Critical patent/KR940000251Y1/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H03K19/212EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical using bipolar transistors

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
KR2019890009581U 1989-06-30 1989-06-30 Tri-state inverter circuit KR940000251Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019890009581U KR940000251Y1 (en) 1989-06-30 1989-06-30 Tri-state inverter circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019890009581U KR940000251Y1 (en) 1989-06-30 1989-06-30 Tri-state inverter circuit

Publications (2)

Publication Number Publication Date
KR910001746U true KR910001746U (en) 1991-01-25
KR940000251Y1 KR940000251Y1 (en) 1994-01-19

Family

ID=19287836

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019890009581U KR940000251Y1 (en) 1989-06-30 1989-06-30 Tri-state inverter circuit

Country Status (1)

Country Link
KR (1) KR940000251Y1 (en)

Also Published As

Publication number Publication date
KR940000251Y1 (en) 1994-01-19

Similar Documents

Publication Publication Date Title
DK590187A (en) PRINTED-ANTENNA circuit
DE69024431D1 (en) Flip-flop circuit
DK638687A (en) BAEREBELGEREGREPRODUCING CIRCUIT
KR880006943U (en) Circuit breaker
DE69031141D1 (en) Integrated hybrid circuit arrangement
NO901886L (en) Inverter OUTPUT CIRCUIT.
DE69031142D1 (en) Integrated hybrid circuit arrangement
DE69029424D1 (en) Immediately acting power limiting circuit
FR2630601B1 (en) BICMOS INVERTER CIRCUIT
DE69029468D1 (en) Integrated circuit arrangement
KR880006969U (en) Circuit breaker
KR880006941U (en) Circuit breaker
NO178316C (en) delay circuit
BR8704856A (en) CIRCUIT BREAKER
KR900019429U (en) Ternary inverter circuit
KR880003379U (en) Circuit breaker
KR910001746U (en) Ternary inverter circuit
DK158422C (en) CIRCUIT BREAKER
FR2648943B1 (en) SAMPLE-LOCKER CIRCUIT
KR910001747U (en) Nmos inverter circuit
DE59010443D1 (en) Integrated circuit arrangement
KR880006940U (en) Circuit breaker
KR910001745U (en) Ternary logic circuit
DE69030406D1 (en) Integrated hybrid circuit arrangement
KR880006849A (en) Logic circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20021223

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee