KR900014885U - 버스 분배회로 - Google Patents

버스 분배회로

Info

Publication number
KR900014885U
KR900014885U KR2019890000306U KR890000306U KR900014885U KR 900014885 U KR900014885 U KR 900014885U KR 2019890000306 U KR2019890000306 U KR 2019890000306U KR 890000306 U KR890000306 U KR 890000306U KR 900014885 U KR900014885 U KR 900014885U
Authority
KR
South Korea
Prior art keywords
distribution circuit
bus distribution
bus
circuit
distribution
Prior art date
Application number
KR2019890000306U
Other languages
English (en)
Other versions
KR910005480Y1 (ko
Inventor
김영기
이병길
Original Assignee
삼성항공산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성항공산업 주식회사 filed Critical 삼성항공산업 주식회사
Priority to KR2019890000306U priority Critical patent/KR910005480Y1/ko
Publication of KR900014885U publication Critical patent/KR900014885U/ko
Application granted granted Critical
Publication of KR910005480Y1 publication Critical patent/KR910005480Y1/ko

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1621Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by maintaining request order
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1663Access to shared memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
KR2019890000306U 1989-01-13 1989-01-13 버스 분배회로 KR910005480Y1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019890000306U KR910005480Y1 (ko) 1989-01-13 1989-01-13 버스 분배회로

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019890000306U KR910005480Y1 (ko) 1989-01-13 1989-01-13 버스 분배회로

Publications (2)

Publication Number Publication Date
KR900014885U true KR900014885U (ko) 1990-08-02
KR910005480Y1 KR910005480Y1 (ko) 1991-07-27

Family

ID=19283132

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019890000306U KR910005480Y1 (ko) 1989-01-13 1989-01-13 버스 분배회로

Country Status (1)

Country Link
KR (1) KR910005480Y1 (ko)

Also Published As

Publication number Publication date
KR910005480Y1 (ko) 1991-07-27

Similar Documents

Publication Publication Date Title
DE69032783D1 (de) CPU-Bussteuerschaltung
DE69027485D1 (de) Elektronisches graphisches System
PT96169A (pt) Aparelho de distribuicao
DE69124194T2 (de) Bustreiberschaltung
DE69031141T2 (de) Integrierte Hybridschaltungsanordnung
BR8900278A (pt) Disjuntor
DE69031142D1 (de) Integrierte Hybridschaltungsanordnung
BR8904551A (pt) Disjuntor
KR890011709U (ko) 회로차단기
DE69029468D1 (de) Integrierte Schaltungsanordnung
DE69029305T2 (de) Stromkreisunterbrecher
DE69026026T2 (de) Elektronisches graphisches System
NO178316C (no) Forsinkelseskrets
BR8905307A (pt) Disjuntor
DE69031326T2 (de) Treiberkreis
KR900014885U (ko) 버스 분배회로
FR2648943B1 (fr) Circuit echantillonneur-bloqueur
KR880018598U (ko) 회로 차단기
BR8903776A (pt) Disjuntor
DE59010443D1 (de) Integrierte Schaltungsanordnung
FR2646541B1 (fr) Bus rapide
DE69030406T2 (de) Integrierte Hybridschaltungsanordnung
DK35988D0 (da) Signalfordelings/kombineringskreds
KR900019472U (ko) 노아게이트 회로
KR910003388U (ko) 배선용 차단기

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20030728

Year of fee payment: 13

EXPY Expiration of term