KR900009587Y1 - Vertical position compensating circuit - Google Patents

Vertical position compensating circuit Download PDF

Info

Publication number
KR900009587Y1
KR900009587Y1 KR2019860018738U KR860018738U KR900009587Y1 KR 900009587 Y1 KR900009587 Y1 KR 900009587Y1 KR 2019860018738 U KR2019860018738 U KR 2019860018738U KR 860018738 U KR860018738 U KR 860018738U KR 900009587 Y1 KR900009587 Y1 KR 900009587Y1
Authority
KR
South Korea
Prior art keywords
resistor
vertical
output
vertical position
terminal
Prior art date
Application number
KR2019860018738U
Other languages
Korean (ko)
Other versions
KR880010956U (en
Inventor
안영호
Original Assignee
삼성전자 주식회사
한형수
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사, 한형수 filed Critical 삼성전자 주식회사
Priority to KR2019860018738U priority Critical patent/KR900009587Y1/en
Publication of KR880010956U publication Critical patent/KR880010956U/en
Application granted granted Critical
Publication of KR900009587Y1 publication Critical patent/KR900009587Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
    • H04N3/22—Circuits for controlling dimensions, shape or centering of picture on screen
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J29/00—Details of cathode-ray tubes or of electron-beam tubes of the types covered by group H01J31/00
    • H01J29/46—Arrangements of electrodes and associated parts for generating or controlling the ray or beam, e.g. electron-optical arrangement
    • H01J29/70—Arrangements for deflecting ray or beam

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Details Of Television Scanning (AREA)

Abstract

내용 없음.No content.

Description

수직위치 보정회로Vertical position correction circuit

제 1 도는 본 고안은 수직위치 보정회로도.1 is a vertical position correction circuit of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

R1∼R0: 저항 C1,C2: 콘덴서R 1 to R 0 : resistance C 1, C 2 : condenser

VR1∼VR2: 가변저항 V-DY : 수직출력 편향계철VR 1 to VR 2 : Variable resistor V-DY: Vertical output deflection iron

Pre-Amp : 전치증푹기 Sawtooth Buffer : 톱니파 완충증폭기Pre-Amp: Preamplifier Sawtooth Buffer: Sawtooth Buffer Amplifier

본 고안은 컴퓨터 단말장치의 모니터에 있어서 수직출력 전압을 편향계철에 직접 인가하는 수직위치 보정호로에 관한 것으로서 특히, 수직 출력전압을 직류(DC)적으로 가변시킴으로써 위치를 제어할 수 있도록 가변저항(VR1), (VR2)을 연결한 것에 보정 캐패시터(C1)을 연결시킨 수직위치 보정회로에 관한 것이다.The present invention relates to a vertical position correction arc for directly applying a vertical output voltage to a deflection system in a monitor of a computer terminal device. In particular, a variable resistor (V) is used to control the position by varying the vertical output voltage in direct current (DC). It relates to a vertical position correction circuit in which a correction capacitor (C 1 ) is connected to a connection of VR 1 ) and (VR 2 ).

종래의 컴퓨터 모니터는 각 컴퓨터 고유의 타이밍 배열 즉,영상시간중 동기위치, 프론트타임, 백타임, 포치타임등의 상태에 의해 수직표시 중심의 위치가 변하고 또 북반구와 남반구의 지역적 차이에서 오는 지구지자계의 영향으로 수직중심을 조절하는 기능이 없는 경우에 동일한 제품이라도 지역에 따라서 설계값이 달라져야 하는 결함이 있었다.In the conventional computer monitor, the position of the center of the vertical display is changed by the timing arrangement unique to each computer, that is, the synchronization position, the front time, the back time, the porch time, etc., and the earth indicator comes from the regional difference between the northern and southern hemispheres. In the absence of the ability to adjust the vertical center due to the influence of the system, the design value of the same product had to be changed according to the region.

본 고안은 이와같은 종래의 결함을 감안하여 일반적으로 사용하는 가변저항을 이용하여 컴퓨터 차이로 인한 영향 및 지구지자계에 의한 영향 또 CRT제작의 ITC에서의 차이를 무마할 수 있도록 수직출력을 직류적으로 변화시켜 편향계철에 인가하여 출력파형 전체에 대한 왜곡(distortion)을 방지하도록 안출한 것으로 이를 첨부된 도면에 의해 상세히 설명하면 다음과 같다.In view of such a conventional defect, the present invention utilizes a variable resistor that is generally used, so that the vertical output can be applied directly so that the effects of computer differences, the effects of the earth's magnetic field, and the differences in ITC of CRT production can be eliminated. It is applied to the deflection system by changing the shape to prevent distortion of the entire output waveform (distortion) to be described in detail by the accompanying drawings as follows.

톱니파 완충증폭기(Sawtooth Buffer)의 출력은 저항(R1)을 통해 전치증폭기(Pre-Amp)입력측에 연결하며 전치증폭기(Pre-Amp)출력은 수직출력 편향계철(V-DY) 및 콘덴서(C2),(C1), 저항(R2)을 통해 전치증폭기(Pre-Amp)입력측에 연결함과 아울러 상기의 콘덴서(C2)는 저항(R5)과 연결함과 동시에 가변저항기(VR1), 저항(R4),(R3)을 통해 전치증폭기(Pre-Amp)입력측에 연결하는 한편 전치증폭기(Pre-Amp)출력은 수직편향 계철(V-DY)을 통해 저항(R6), 가변저항기(VR2), 저항(R7)에 연결하여 구성한 것이다.The output of sawtooth buffer is connected to the pre-amp input side through the resistor (R 1 ), and the pre-amp output is connected to the vertical output deflection system (V-DY) and condenser (C). 2 ), (C 1 ) and resistor (R 2 ) are connected to the preamplifier (Pre-Amp) input side, and the capacitor (C 2 ) is connected to the resistor (R 5 ) and at the same time the variable resistor (VR) 1 ) Connect to the pre-amp input side via resistors (R 4 ) and (R 3 ), while the pre-amp output is connected to the resistor (R 6 ) through the vertical deflection yoke (V-DY). ), Variable resistor VR 2 , and resistor R 7 .

이와같이 구성된 본 고안의 작용효과를 설명하면 다음과 같다.Referring to the effect of the present invention configured as described above are as follows.

수직출력에는 직류궤환(DC feed back)성분과 교류궤환(AC feed back)성분이 있고 이 직류궤환폐로(DC feed back)는 결합 커패시터(coupling capacitor)(C2)에 의하여 생기는 포물선 파형을 적분함으로서 일정하게 안정시켜 주는 폐로(loop)이다.The vertical output has a DC feed back component and an AC feed back component. The DC feed back integrates a parabolic waveform generated by a coupling capacitor C 2 . It is a loop that stabilizes constantly.

교류궤환 회로(AC feed back)는 램프 발전기(lamp generator)에서 출력되는 기준값과 비교하여 수직발전회로의 수직 진폭조절(Vertical height control)을 포함하는 회로이다.The AC feed back is a circuit that includes the vertical height control of the vertical power generation circuit in comparison with the reference value output from the lamp generator.

수직출력으로 나온 출력파형을 직류(DC)로 가변시키기 위해 수직 집적회로에 인가하는 전원전압(B+)과 수직출력 편형계철(V-DY)단자사이에 가변저항(VR2)을 넣어 이 가변저항을 변화시킴으로서 수직출력 파형의 위치를 직류적으로 준위(level)가 이동하는 만큼 수직으로 이동시켜 화면상에 나타나게 한 것이다.In order to convert the output waveform from the vertical output to DC, a variable resistor (VR 2 ) is inserted between the power supply voltage (B + ) applied to the vertical integrated circuit and the V-DY terminal. By changing the resistance, the position of the vertical output waveform is moved vertically as the level moves directly to make it appear on the screen.

이상에서 설명한 바와같이 본 고안은 일반적으로 사용하는 가변저항을 이용함으로서 컴퓨터마다 다른 신호구성에 대해 수직위치 중심의 차이를 용이하게 보정하는 것이 가능하며 또 동일한 제품의 컴퓨터라 할지라도 북반구와 남반구의 지역적 차이에서 오는 지자계의 영향을 ITC의 허용범위를 포함하여 쉽게 보정하여 또 수직출력과 편향코일 및 보정용 가변저항을 직렬로 연결하여 수직출력을 바로 직류(DC)적으로 변화시켜 편향코일에 인가함으로써 출력파형 전체에 대한 왜곡(distorton)을 방지할 수 있다.As described above, the present invention makes it possible to easily correct the difference in the center of the vertical position for different signal configurations for each computer by using a variable resistor that is generally used, and even in computers of the same product, By easily correcting the influence of the geomagnetic field resulting from the difference, including the allowable range of the ITC, by connecting the vertical output, the deflection coil, and the variable resistor in series, the vertical output is directly changed into direct current (DC) and applied to the deflection coil. Distortion of the entire output waveform can be prevented.

Claims (1)

톱니파 완충증폭기(Sawtooth Buffer)의 출력단자는 저항(R1)을 통해 전치증폭기(Pre-Amp)의 입력측에 연결하고 상기 전치증폭기(Pre-Amp)의 출력단자는 수직출력 편향계철(V-DY)의 일측단자(①)에 연결함과 아울러 그의 타측단자(②)는 콘덴서(C1),(C2)와 저항(R2)을 통해 상기 전치증폭기(Pre-Amp)에 입력측에 연결하며 콘덴서(C2)는 저항(R5)과 가변저항(VR1) 및 저항(R4),(R3)을 통해 상기 전치증폭기(Pre-Amp)의 입력측에 연결하고, 상기 수직출력 편향계철(V-DY)의 타측단자(②)는 저항(R6)과 가변저항(VR2)을 통해 저항(R7)에 연결하여서 된 수직위치 보정회로.The output terminal of the sawtooth buffer buffer is connected to the input side of the pre-amp through the resistor R 1 and the output terminal of the pre-amp is connected to the vertical output deflection system V-DY. In addition to connecting to one terminal (①), the other terminal (②) is connected to the input side to the pre-amplifier (Pre-Amp) through the capacitor (C 1 ), (C 2 ) and the resistor (R 2 ) and the capacitor ( C 2 ) is connected to the input side of the preamplifier (Pre-Amp) through a resistor (R 5 ), a variable resistor (VR 1 ), and a resistor (R 4 ), (R 3 ), and the vertical output deflection grid (V). The other terminal (②) of -DY) is a vertical position correction circuit connected to the resistor R 7 through the resistor R 6 and the variable resistor VR 2 .
KR2019860018738U 1986-11-28 1986-11-28 Vertical position compensating circuit KR900009587Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019860018738U KR900009587Y1 (en) 1986-11-28 1986-11-28 Vertical position compensating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019860018738U KR900009587Y1 (en) 1986-11-28 1986-11-28 Vertical position compensating circuit

Publications (2)

Publication Number Publication Date
KR880010956U KR880010956U (en) 1988-07-29
KR900009587Y1 true KR900009587Y1 (en) 1990-10-15

Family

ID=19257458

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019860018738U KR900009587Y1 (en) 1986-11-28 1986-11-28 Vertical position compensating circuit

Country Status (1)

Country Link
KR (1) KR900009587Y1 (en)

Also Published As

Publication number Publication date
KR880010956U (en) 1988-07-29

Similar Documents

Publication Publication Date Title
MY100978A (en) Dynamic white uniformity correcting apparatus
KR900009587Y1 (en) Vertical position compensating circuit
ES8602334A1 (en) Video contrast enhancement device.
GB1473553A (en) Twisting distortion correcting circuitry
US4739228A (en) Electric circuit for S correction of the vertical scanning ramp in a television apparatus
US4642531A (en) Timebase circuit
FI102801B (en) Parabolic Voltage Generating Circuit
ES8608735A1 (en) Gullwing distortion corrected deflection circuitry for a square-planar picture tube
JPS56116371A (en) Linearity corrector for horizontal deflection
KR930003571Y1 (en) Laster compensating device for tv
MY109197A (en) Method of adjusting white balance of crt display apparatus for same, and television receiver
US4855651A (en) Timebase circuit
KR980007464A (en) Front porch / back porch voltage control circuit for vertical focusing signal
KR0138365B1 (en) Output circuit
CA1091303A (en) Device for displaying variable quantities
KR910003667Y1 (en) Picture side compensating and horizontal picture width control circuit
KR200143628Y1 (en) Horizontal size correction circuit of image displayer
JPS57212871A (en) Black level stabilizing circuit
JP2881786B2 (en) Image distortion correction circuit
KR920000923Y1 (en) Side pincushion distortion compensating circuit
KR950002322B1 (en) Picture compensating circuit for monitor
KR920006548Y1 (en) Distortion compensating and horizontal size control circuit for tv
JPS61269573A (en) Halftone signal processing circuit in television receiver
JPH0212769Y2 (en)
KR930004816Y1 (en) Blanking circuit for tv

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20000929

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee