KR900008890Y1 - Detecting circuit of miss-operation for vtr head and pre-amplifier - Google Patents

Detecting circuit of miss-operation for vtr head and pre-amplifier Download PDF

Info

Publication number
KR900008890Y1
KR900008890Y1 KR2019860018823U KR860018823U KR900008890Y1 KR 900008890 Y1 KR900008890 Y1 KR 900008890Y1 KR 2019860018823 U KR2019860018823 U KR 2019860018823U KR 860018823 U KR860018823 U KR 860018823U KR 900008890 Y1 KR900008890 Y1 KR 900008890Y1
Authority
KR
South Korea
Prior art keywords
transistor
comparator
resistor
vtr
vtr head
Prior art date
Application number
KR2019860018823U
Other languages
Korean (ko)
Other versions
KR880010551U (en
Inventor
박기영
Original Assignee
삼성전자 주식회사
한형수
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사, 한형수 filed Critical 삼성전자 주식회사
Priority to KR2019860018823U priority Critical patent/KR900008890Y1/en
Publication of KR880010551U publication Critical patent/KR880010551U/en
Application granted granted Critical
Publication of KR900008890Y1 publication Critical patent/KR900008890Y1/en

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/18Error detection or correction; Testing, e.g. of drop-outs
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B27/00Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
    • G11B27/10Indexing; Addressing; Timing or synchronising; Measuring tape travel
    • G11B27/34Indicating arrangements 

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Television Signal Processing For Recording (AREA)
  • Measurement Of Current Or Voltage (AREA)

Abstract

내용 없음.No content.

Description

VTR헤드와 프리앰프의 오동작 검출회로Malfunction detection circuit of VTR head and preamplifier

도면은 본 고안의 회로도.The figure is a circuit diagram of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

10 : 직류전압발생부 20 : 비교부10: DC voltage generating unit 20: comparison unit

30 : 오동작표시부 Vin : 입력신호30: Malfunction display part Vin: Input signal

C₁,C₂: 콘덴서 R₁-R7: 저항C₁, C₂: Capacitor R₁-R 7 : Resistance

Q₁-Q₃: 트랜지스터 X₁ : 비교기Q₁-Q₃: Transistor X₁: Comparator

D₁ : 발광다이오우드 Vr : 비교기기준신호D₁: Light emitting diode Vr: Comparator reference signal

본 고안은 비데오 테이프 레코더(이하 VTR이라 칭함)에서 헤드와 프리앰프의 오동작을 검출하여 표시하여 주는 회로에 관한 것이다.The present invention relates to a circuit for detecting and displaying a malfunction of a head and a preamplifier in a video tape recorder (hereinafter referred to as VTR).

VTR을 사용함에 있어서 VTR의 헤드에 테이프의 자성체나 먼지등 기타 여러 가지 오물로 인해 충실한 녹음 및 재생을 하는데 지장을 주는 경우가 발생한다.When using the VTR, there are cases where the head of the VTR interferes with faithful recording and playback due to the magnetic material of the tape, dust, and various other debris.

본 고안의 목적은 VTR의 신호처리계에서 프리앰프단의 출력레벨을 검출함으로써, 헤드에 오물이 끼인 상태나 프리앰프에 고장이 발생하였음을 알려주는 회로를 제공하는데 있다.It is an object of the present invention to provide a circuit for notifying that a head is stuck in a state or a preamp has failed by detecting an output level of a preamplifier stage in a signal processing system of a VTR.

일반적으로 VTR의 신호처리계는 테이프의 미약한 기록신호를 크게 증폭하는 프리앰프단과, 증폭된 영상신호를 처리하는 휘도, 칼러신호 처리단으로 나눌 수 있다.In general, a signal processing system of a VTR can be divided into a preamplifier stage for greatly amplifying a weak recording signal of a tape, a luminance for processing the amplified video signal, and a color signal processing stage.

본 고안은 프리앰프단의 엔빌로우프(Envelope)를 검출하여 VTR헤드와 프리앰프단의 상태를 시각적으로 확인할 수 있도록 한 것이다.The present invention detects an envelope of a preamplifier stage and visually confirms the state of the VTR head and the preamplifier stage.

이하, 첨부된 도면에 의하여 본 고안을 상세히 설명한다.Hereinafter, the present invention by the accompanying drawings will be described in detail.

입력신호(Vin)는 콘덴서(C₁)를 거쳐 트랜지스터(Q₁)의 베이스에 인가되고, 트랜지스터(Q₁)의 베이스는 저항(R₁)을 통하여 전원(Vcc)에 연결되어 있고, 트랜지스터(Q₁)의 에미터는 저항(R₂)을 통하여 전원(Vcc)에 연결되어 있으며, 트랜지스터(Q₁)의 콜렉터는 저항(R₃)에 의해 접지되어 있다. 또한 트랜지스터(Q₁)의 콜렉터는 트랜지스터(Q₂)의 베이스로 접속되고, 트랜지스터(Q₂)의 콜렉터는 저항(R₄)를 통하여 전원(Vcc)에 연결되어 있으며, 트랜지스터(Q₂)의 에미터는 병렬연결된 저항(R5)과 콘덴서(C₂)에 의하여 접지되어 있다.The input signal Vin is applied to the base of the transistor Q 'via a capacitor C', and the base of the transistor Q 'is connected to the power supply Vcc through a resistor R', and the emitter of the transistor Q ' The resistor is connected to the power supply Vcc through a resistor R2, and the collector of the transistor Q 'is grounded by a resistor R₃. In addition, the collector of transistor Q (is connected to the base of transistor Q₂, the collector of transistor Q₂ is connected to power supply Vcc through resistor R₄, and the emitter of transistor Q₂ is connected in parallel. It is grounded by (R 5 ) and condenser (C₂).

비교기(X₁)의 두 입력단자중 비반전 입력단자에는 비교기준신호(Vr)가 입력되고, 반전단자에는 트랜지스터(Q₂)의 에미터와 접속되어 있으며, 비교기(X₁)의 출력은 저항(R6)을 통하여 트랜지스터(Q₃)의 베이스로 입력되고 트랜지스터(Q₃)의 콜렉터에는 전원(Vcc)으로부터 발광다이오우드(D₁)와 저항(R7)이 직렬로 연결되어 있으며 트랜지스터(Q₃)의 에미터는 접지되어 있다.Two input terminals non-inverting input terminal of is input to the comparison reference signal (Vr), an inverting terminal has been connected to the emitter of the transistor (Q₂), the output of the comparator (X₁) of the comparator (X₁) is a resistance (R 6 ) collector has been the light-emitting diode (D₁) from the power supply (Vcc) resistor (R 7) is connected in series are inputted to the base transistor (Q₃) of the transistor (Q₃) through and grounded emitters of the transistors (Q₃) have.

이러한 구성을 갖는 본 고안의 회로동작을 설명한다.The circuit operation of the present invention having such a configuration will be described.

VTR헤드에서 영상 재생에 무리가 없는 앤빌로우프의 첨두치 레벨은 0.3볼트 이상으로 신호의 레벨이 아주 작기 때문에 다이오우드로는 정류를 할 수가 없다. 따라서 본 고안의 회로에서는 트랜지스터(Q₁)와 저항(R₁,R₂,R₃)로 이루어진 정류회로를 채택하였다.Anvilof's peak-to-peak level, which is good for video playback from the VTR head, is more than 0.3 volts, so the signal level is so small that it can't be rectified by the diode. Therefore, the circuit of the present invention adopts a rectifier circuit consisting of transistor (Q₁) and resistor (R₁, R₂, R₃).

입력신호(Vin)는 콘덴서(C₁)를 통하여 트랜지스터(Q₁)의 베이스에 인가되며, 베이스의 전압이 음의 레벨일 때 트랜지스터가 동작하고, 저항(R₃)에 의해 반파 정류된 전압이 유기된다.The input signal Vin is applied to the base of the transistor Q 'through the capacitor C'. When the voltage at the base is at a negative level, the transistor operates and the half-wave rectified voltage is induced by the resistor R3.

이 신호는 트랜지스터(Q₂)의 베이스에 인가되어 트랜지스터(Q₂)에 의해 증폭되어 그 출력이 콘덴서(C₂)와 저항(R5)에 의해 첨두치가 검출되어 직류전압이 유기된다.This signal is applied to the base of the transistor (Q₂) is amplified by a transistor (Q₂) and the output is the peak value detected by the capacitor (C₂) and a resistor (R 5) is a direct current voltage is induced.

이 직류전압은 비교기(X₁)의 반전단자로 입력되어 비반전단자의 입력신호인 비교기기준신호(Vr)와 비교된다.This DC voltage is input to the inverting terminal of the comparator X 'and compared with the comparator reference signal Vr which is an input signal of the non-inverting terminal.

반전단자의 입력신호가 비반저단자의 비교기 기준신호(Vr)보다 작을 때, 비교기(X₁)의 출력은 하이(high)가 된다.When the input signal of the inverting terminal is smaller than the comparator reference signal Vr of the non-half low terminal, the output of the comparator X 'becomes high.

비교기(X₁)의 출력이 하이(high)가 되면 저항(R6)을 통하여 트랜지스터(Q₃)의 베이스에 인가되어 트랜지스터(Q₃)를 도통시킨다.When the output of the comparator (X₁) is high (high) is applied to the bases of the transistors (Q₃) through a resistor (R 6) thereby interconnecting the transistor (Q₃).

이로 인하여 전원(Vcc)으로부터 발광다이오우드(D₁)와 저항(R7)을 통하여 전류가 트랜지스터(Q₃)의 콜렉터로 흐르므로 발광다이오우드(D₁)가 온(ON)되어 VTR헤드와 프리앰프의 문제발생을 표시하여 준다.Due to this problem of the light-emitting diode (D₁) and a resistor (R 7) is an on (ON) because the flow into the collector light emitting diode (D₁) of the current transistor (Q₃) through a VTR head and a pre-amplifier from the power source (Vcc) To display.

상기한 바와 같이 본 고안은 VTR헤드의 청결상태를 시각적으로 나타내어 주며, VTR의 신호처리계에서 문제가 발생하였을 때 문제발생지를 프리앰프단과 영상신호처리단으로 분리하여 나타내어 줌으로써 문제해결의 편리를 제공하는 이점이 있다.As described above, the present invention visually shows the clean state of the VTR head, and provides the convenience of troubleshooting by separating the problem occurrence into a preamplifier stage and an image signal processing stage when a problem occurs in the signal processing system of the VTR. This has the advantage.

Claims (1)

VTR헤드로 부터의 입력신호(Vin)를 콘덴서(C₁)를 통과시킨 후 저항(R₁,R₂,R₃)과 트랜지스터(Q₁)에 의하여 정류하고, 그 정류된 신호를 저항(R4,R5)과 콘덴서(C₂)와 트랜지스터(Q₂)에 의해 증폭하여 직류전압을 발생시키는 직류전압발생부(10)와, 비교기(X₁)에 의하여 비교기 기준전압(Vr)과 직류전압발생부(10)로부터의 신호를 비교하는 비교부(20)와, 비교부(20)의 출력을 저항(R6)을 통하여 트랜지스터(Q₃)의 베이스에 인가함으로써 발광다이오우드(D₁)에 의해 오동작을 표시하는 오동작표시부(30)등을 포함하여 이루어지는 것을 특징으로 하는 VTR헤드와 프리앰프의 오동작 검출회로.After passing the input signal (Vin) from the VTR head through the capacitor (C₁), it is rectified by the resistors (R₁, R₂, R₃) and the transistor (Q₁), and the rectified signal is converted into a resistor (R 4 , R 5 ). From the comparator reference voltage (Vr) and the DC voltage generator (10) by the comparator (C₂) and the transistor (Q₂) to generate a DC voltage and a comparator (X₁). The comparator 20 for comparing signals and the malfunction display unit 30 for displaying a malfunction by the light emitting diode D 'by applying the output of the comparator 20 to the base of the transistor Q₃ through the resistor R 6 . And a malfunction detection circuit of the VTR head and the preamplifier.
KR2019860018823U 1986-11-28 1986-11-28 Detecting circuit of miss-operation for vtr head and pre-amplifier KR900008890Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019860018823U KR900008890Y1 (en) 1986-11-28 1986-11-28 Detecting circuit of miss-operation for vtr head and pre-amplifier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019860018823U KR900008890Y1 (en) 1986-11-28 1986-11-28 Detecting circuit of miss-operation for vtr head and pre-amplifier

Publications (2)

Publication Number Publication Date
KR880010551U KR880010551U (en) 1988-07-27
KR900008890Y1 true KR900008890Y1 (en) 1990-09-29

Family

ID=19257477

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019860018823U KR900008890Y1 (en) 1986-11-28 1986-11-28 Detecting circuit of miss-operation for vtr head and pre-amplifier

Country Status (1)

Country Link
KR (1) KR900008890Y1 (en)

Also Published As

Publication number Publication date
KR880010551U (en) 1988-07-27

Similar Documents

Publication Publication Date Title
US3437833A (en) Signal pulse shaper
KR900008890Y1 (en) Detecting circuit of miss-operation for vtr head and pre-amplifier
US6188250B1 (en) Peak detection apparatus
EP0126427B1 (en) Level detector for use with a differential amplifier circuit
JPS61171223A (en) Level detector
KR890000782Y1 (en) Drop out detecting circuit of video disk player
KR910000590Y1 (en) Noise reduction circuit in case of image search
KR900008437Y1 (en) Stopping circuit of tape driving motor
KR900004615Y1 (en) Video signal search and record control circuit
KR930008079Y1 (en) Head contaimination detecting circuit for vcr
KR890000153Y1 (en) Tape record and reproducing and detecting circuit
JPS6133483B2 (en)
KR930005611Y1 (en) Pop-noise removing circuit for hi-fi/normal tape switching
JPS5825712A (en) Amplifying circuit
KR920008251Y1 (en) Audio-recoding monitor circuit in camcoder
KR900005141Y1 (en) Tracking pilot system of vcr
KR890000780Y1 (en) Reference signal detecting circuit of video tape recorder
KR900009704Y1 (en) Recoding checking device for video camera
KR920008560Y1 (en) Millor checking circuit of cdp
JPS6312583Y2 (en)
KR890001943B1 (en) Index bust integration circuit in magnetic device
KR900006801Y1 (en) The sensing circuit of the input tape code and tape non recording portion in the automatic telephone responsor
JP2586732B2 (en) Detection circuit
JPH0524182Y2 (en)
KR900004347Y1 (en) Line relative detecting circuit of monitor

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20000830

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee