KR900002596Y1 - Picture slanting compensating circuit - Google Patents

Picture slanting compensating circuit Download PDF

Info

Publication number
KR900002596Y1
KR900002596Y1 KR2019860009989U KR860009989U KR900002596Y1 KR 900002596 Y1 KR900002596 Y1 KR 900002596Y1 KR 2019860009989 U KR2019860009989 U KR 2019860009989U KR 860009989 U KR860009989 U KR 860009989U KR 900002596 Y1 KR900002596 Y1 KR 900002596Y1
Authority
KR
South Korea
Prior art keywords
inverting
horizontal
screen
slanting
picture
Prior art date
Application number
KR2019860009989U
Other languages
Korean (ko)
Other versions
KR880003608U (en
Inventor
정기택
Original Assignee
주식회사금성사
구자학
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사금성사, 구자학 filed Critical 주식회사금성사
Priority to KR2019860009989U priority Critical patent/KR900002596Y1/en
Publication of KR880003608U publication Critical patent/KR880003608U/en
Application granted granted Critical
Publication of KR900002596Y1 publication Critical patent/KR900002596Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
    • H04N3/22—Circuits for controlling dimensions, shape or centering of picture on screen
    • H04N3/23—Distortion correction, e.g. for pincushion distortion correction, S-correction

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Details Of Television Scanning (AREA)

Abstract

내용 없음.No content.

Description

화면의 경사 보정회로Screen tilt correction circuit

제 1 도는 본 고안의 보정 회로도.1 is a correction circuit diagram of the present invention.

제 2 도 및 제 3 도는 (a)-(e)는 제 1 도의 각부의 파형도.2 and 3 are (a)-(e) is a waveform diagram of each part of FIG.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1: 수평발진회로 2: 수직발진회로1: horizontal oscillation circuit 2: vertical oscillation circuit

3-6: 반전증폭기 7, 8: 편향전류제어부3-6: inverting amplifier 7, 8: deflection current controller

본 고안은 텔레비젼 수상기 및 모니터등의 기계에 있어서, 기기에 브라운관을 잘못 보정하여 화면이 기울어진 것을 보정하는 화면 경사 보정회로에 관한 것이다.The present invention relates to a screen tilt correction circuit for correcting an inclination of a screen by incorrectly correcting a cathode ray tube in a machine such as a television receiver and a monitor.

종래에는 기기에 브라운관을 잘못 고정하여 화면이 가울어질 경우에 기기에서 브라운관을 분리시킨 후 다시 고정해야 되는 결함이 있었다.Conventionally, there is a defect that the CRT is incorrectly fixed to the device and the CRT is separated from the device and then fixed again.

본 고안은 이와 같은 종래의 결함을 감안하여 수평 및 수직발진회로에서 출력되는 발진회로로 수직 및 수평편향코일에 흐르는 전류를 제어하여 화면이 기울어지는 것을 보정하게 안출한 것으로, 이를 첨부된 도면에 의하여 상세히 설명하면 다음과 같다.The present invention is designed to correct the inclination of the screen by controlling the current flowing in the vertical and horizontal deflection coil to the oscillation circuit output from the horizontal and vertical oscillation circuit in view of such a conventional defect, by the accompanying drawings It will be described in detail as follows.

제1도는 본 고안의 보정 회로도로서 이에 도시한 바와 같이 수평 및 수직발진회로(1)(2)의 출력단자를 저항(R1)(R2)을 통해 연산증폭기(OP1)(OP2)의 출력측에 접속하여 반전증폭기(3)(4)를 구성하고, 반전중폭기(3)(4)의 출력측은 저항(R5)(R6)을 통해 연산증폭기(OP3)(OP4)의 반전입력단자(-)(-)에 접속함과 아울러 그 접속점을 저항(R7)(R8)을 통해 연산증폭기(OP3)(OP4)의 반전입력단자(-)(-)에 접속함과 아울러 그 접속점을 저항(R3)(R4)을 통해 연산증폭기(OP1)(OP2)의 출력측에 접속하여 반전증폭기(5)(6)를 구성하는 한편, 상기 반전증폭기(3)(5) 및 반전증폭기(4)(6)이 출력측이 양 고정단자에 접속된 가변저항(VR1)(VR2)의 가변단자를 저항(R9)(R10)을 통해 트랜지스터(TR1)(TR2)의 베이스에 접속하여 트랜지스터(TR1)(TR2)이 콜렉터를 저항(R11)(R12)을 통해 저항(R13)(R14)및 트랜지스터(TR3)(TR4)의 베이스에 접속하고, 트랜지스터(TR3)(TR4)이 에미터는 코일(L1)(L2)에 각기 접속하여 편향 전류제어부(7)(8)을 구성하며, 편향전류제어부(7)(8)의 출력단자인 코일(L1)(L2)는 수직 및 수평 편향코일에 접속하여 구성한 것으로 도면의 설명중 미설명 부호 Vcc는 전원단자이다.A first operational amplifier (OP 1) (OP 2) with a horizontal and vertical oscillating circuit (1), (2) resistance to the output terminal of the (R 1) (R 2), as shown In a correction circuit of the subject innovation turn Connected to the output side of the inverting amplifiers (3) and (4), and the output side of the inverting amplifiers (3) and (4) is connected to the operational amplifier (OP 3 ) (OP 4 ) through the resistor (R 5 ) (R 6 ). Is connected to the inverting input terminal (-) (-), and the connection point is connected to the inverting input terminal (-) (-) of the operational amplifier OP 3 (OP 4 ) through the resistor R 7 (R 8 ). In addition to the connection box, the connection point is connected to the output side of the operational amplifier OP 1 (OP 2 ) through the resistor R 3 (R 4 ) to configure the inverting amplifiers 5 and 6, while the inverting amplifier ( 3) (5) and the inverting amplifiers (4) (6), the output terminals of the variable resistors (VR 1 ) (VR 2 ) connected to both fixed terminals through the resistor (R 9 ) (R 10 ) through the transistor ( the TR 1) (connected to the base of TR 2) transistor (TR 1) (TR 2) R is the collector resistance (11) (R 12) To resistance (R 13) (R 14) and a transistor (TR 3) connected to the base of (TR 4), and a transistor (TR 3) (TR 4) respectively connected to the emitter coil (L 1) (L 2) To configure the deflection current controllers 7 and 8, and the coils L 1 and L 2 , which are output terminals of the deflection current controllers 7 and 8, are connected to vertical and horizontal deflection coils. Unexplained sign Vcc is a power terminal.

이와 같이 구성된 본 고안의 작용효과를 제2도 및 제3도의 파형도를 참조하여 상세히 설명하면 다음과 같다.If described in detail with reference to the waveform diagram of Figures 2 and 3 of the present invention configured as described above.

전원단자(Vcc)에 전원이 인가되고, 수평 및 수직발진회로(1)(2)가 발진하여 그의 출력측에 제2도 및 제3도의 (a)에 도시한 바와 같이 1H7(여기서 H7는 수평발진주파수의 주기임) 및 1V7(여기서 V7는 수직발진주파수의 주기임)의 주기를 가지는 삼각파가 출력되면, 그 출력된 삼각파는 반전증폭기(3)(4)를 통해 제2도 및 제3도의 (b)에 도시한 바와 같이 반전증폭되어 가변저항(VR1)(VR2)의 일측고정단자에 각긱 인가됨과 아울러 반전증폭기(5)(6)를 통해 제2도 및 제도의 (c)에 도시한 바와 같이 다시 반전증폭되어 가변저항(VR1)(VR2)이 타측 고정단장 인가된다.Power is applied to the power supply terminal Vcc, and the horizontal and vertical oscillation circuits 1 and 2 oscillate, and on the output side thereof, as shown in FIGS. 2 and 3 (a), 1H 7 (where H 7 is When a triangular wave having a period of horizontal oscillation frequency) and 1V 7 (where V 7 is a period of vertical oscillation frequency) is output, the output triangular wave is converted to the second degree through the inverting amplifiers (3) (4). As shown in (b) of FIG. 3, it is inverted and amplified and applied to one fixed terminal of the variable resistor (VR 1 ) (VR 2 ), and through the inverting amplifiers (5) and (6). As shown in c), it is inverted and amplified again, and the variable resistance VR 1 and VR 2 are applied to the other fixed end.

이와 같은 상태에서 가변저항(VR1)(VR2)을 가변하여 트랜지스터(TR1)(TR2)의 베이스에 제2도 및 제3도의 (d)에 도시한 바와 같이 삼각파가 인가되게 하면, 트랜지스터(TR1)(TR2)의 콜렉터에는 그의 베이스에 인가된 삼각파의 크기에 따라 일정전류가 흐레 되므로 트랜지스터(TR3)(TR4)의 베이스전류가 일정하게 흐르면서 전원단자(Vcc)의 전원이 트랜지스터(TR3)(TR4)의 에미터로 제2도 및 제3도의 (e)에 도시한 바와 같이 출력 즉, 가변저항(VR1)(VR2)의 가변에 따라 트랜지스터(TR3)(TR4)의 에미터에 일정전압이 출력되고, 그 출력된 전압은 코일(L1)(L2)를 통해 필터링된 후 수직 및 수평편향코일에 각기 인가되므로 수직 및 수평편향코일에 흐르는 전류는 가변저항(VR1)(VR2)의 가변에 따라 가변되어 화면의 기울어짐을 보상하게 된다.In this state, if the variable resistor VR 1 (VR 2 ) is varied so that a triangular wave is applied to the base of the transistors TR 1 (TR 2 ) as shown in FIGS. 2 and 3 (d), Since a constant current is disturbed in the collector of the transistors TR 1 and TR 2 according to the magnitude of the triangular wave applied to the base thereof, the base current of the transistors TR 3 and TR 4 flows in a constant manner, thereby supplying power to the power supply terminal Vcc. Emitters of this transistor TR 3 (TR 4 ) are transistors TR 3 depending on the output, that is, the variable resistor VR 1 (VR 2 ), as shown in FIGS. 2 and 3 (e). A constant voltage is output to the emitter at TR 4 , and the output voltage is filtered through the coils L 1 and L 2 , and then applied to the vertical and horizontal deflection coils, respectively. The current is varied according to the variable resistors VR 1 and VR 2 to compensate for the tilt of the screen.

이상에서 설명한 바와 같이 본 고안은 수평 및 수직 발진신호를 이용하여 화면이 수직 및 수평으로 기울어지는 것을 보정하므로 기기에 브라운관을 일정 범위내에서 잘못 고정하여도 화면이 기울어지지 않게 하는 효과가 있다.As described above, the present invention corrects the inclination of the screen vertically and horizontally by using the horizontal and vertical oscillation signals, so that the screen does not tilt even when the CRT is incorrectly fixed to the device within a certain range.

Claims (1)

수평 및 수직발진회로(1)(2)의 출력신호를 반전증폭하는 반전증폭기(3)(4)와, 상기 반전중폭기(3)(4)의 출력신호를 다시 반전증폭하는 반전증폭기(5)(6)와, 상기 반전증폭기(3)(4) 및 (5)(6)의 출력신호를 조절하여 수직 및 수평편향코일에 흐르는 전류를 제어하는 편향전류제어부(7)(8)로 구성하여 화면의 기울어짐을 보정하게 함을 특징으로 하는 화면의 경사 보정회로.An inverting amplifier (3) (4) for inverting and amplifying the output signals of the horizontal and vertical oscillating circuits (1) and (2), and an inverting amplifier (5) for inverting and amplifying the output signals of the inverting amplifiers (3) and (4). (6) and a deflection current control unit (7) (8) for controlling the current flowing in the vertical and horizontal deflection coils by adjusting the output signals of the inverting amplifiers (3) (4) and (5) (6). The tilt correction circuit of the screen, characterized in that for correcting the tilt of the screen.
KR2019860009989U 1986-07-11 1986-07-11 Picture slanting compensating circuit KR900002596Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019860009989U KR900002596Y1 (en) 1986-07-11 1986-07-11 Picture slanting compensating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019860009989U KR900002596Y1 (en) 1986-07-11 1986-07-11 Picture slanting compensating circuit

Publications (2)

Publication Number Publication Date
KR880003608U KR880003608U (en) 1988-04-14
KR900002596Y1 true KR900002596Y1 (en) 1990-03-30

Family

ID=19253600

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019860009989U KR900002596Y1 (en) 1986-07-11 1986-07-11 Picture slanting compensating circuit

Country Status (1)

Country Link
KR (1) KR900002596Y1 (en)

Also Published As

Publication number Publication date
KR880003608U (en) 1988-04-14

Similar Documents

Publication Publication Date Title
KR100296435B1 (en) A deflection circuit having a controllable sawtooth generator
KR900002596Y1 (en) Picture slanting compensating circuit
JPH07110058B2 (en) Video signal processor
US4979044A (en) Automatic contrast circuit for instantaneous compensation
KR100296432B1 (en) Service regulator for sawtooth generator of video display
KR910003671Y1 (en) Laster compensating circuit
KR950002322B1 (en) Picture compensating circuit for monitor
JPH0666897B2 (en) Video signal processor
JPH0681266B2 (en) Vertical deflection device
US6791309B2 (en) Limiter circuit
KR200143628Y1 (en) Horizontal size correction circuit of image displayer
KR100351863B1 (en) Apparatus for controlling horizontal deflection of display device
KR930007244Y1 (en) Distortion compensating circuit for picture
KR910008274Y1 (en) Horizontal deflection amplitude automatic compensating circuit
KR910005876Y1 (en) Automatic horizontal amplitude control circuit
KR920006762Y1 (en) Power control circuit of lcd monitor
JPH033027Y2 (en)
JPH0332097Y2 (en)
KR0178905B1 (en) Pincushion compensation circuit by adjusting the bias of differential amplifier
US3832594A (en) Dynamic convergence circuit
WO1995021500A2 (en) Picture display device comprising a deflection correction circuit and method of correcting deflection errors
JPS6311839B2 (en)
KR920000350Y1 (en) Infrared rays signal inprovement circuit
KR910003667Y1 (en) Picture side compensating and horizontal picture width control circuit
KR950000824Y1 (en) Horizontal size stabilization circuit for monitor

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19931229

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee