KR900000566Y1 - Dc regenerating circuits of television - Google Patents

Dc regenerating circuits of television Download PDF

Info

Publication number
KR900000566Y1
KR900000566Y1 KR2019860011214U KR860011214U KR900000566Y1 KR 900000566 Y1 KR900000566 Y1 KR 900000566Y1 KR 2019860011214 U KR2019860011214 U KR 2019860011214U KR 860011214 U KR860011214 U KR 860011214U KR 900000566 Y1 KR900000566 Y1 KR 900000566Y1
Authority
KR
South Korea
Prior art keywords
input
signal
transistor
capacitor
terminal
Prior art date
Application number
KR2019860011214U
Other languages
Korean (ko)
Other versions
KR880003666U (en
Inventor
차윤식
Original Assignee
대우전자주식회사
김용원
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 대우전자주식회사, 김용원 filed Critical 대우전자주식회사
Priority to KR2019860011214U priority Critical patent/KR900000566Y1/en
Publication of KR880003666U publication Critical patent/KR880003666U/en
Application granted granted Critical
Publication of KR900000566Y1 publication Critical patent/KR900000566Y1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry for the reception of television signals according to analogue transmission standards
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01HELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
    • H01H9/00Details of switching devices, not covered by groups H01H1/00 - H01H7/00
    • H01H9/54Circuit arrangements not adapted to a particular application of the switching device and for which no provision exists elsewhere
    • H01H9/541Contacts shunted by semiconductor devices
    • H01H9/542Contacts shunted by static switch means

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Picture Signal Circuits (AREA)
  • Television Receiver Circuits (AREA)

Abstract

내용 없음.No content.

Description

AV 수신기 직류(DC) 재생회로AV receiver DC regeneration circuit

제1도는 본 고안의 회로도.1 is a circuit diagram of the present invention.

제2a도는 본 고안의 입력신호 파형도.Figure 2a is an input signal waveform diagram of the present invention.

제2b도는 본 고안의 출력신호 파형도.Figure 2b is a waveform diagram of the output signal of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

C1, C2 : 콘덴서 R1, R2 : 저항C1, C2: capacitor R1, R2: resistor

ZD : 제너다이오드 D : 다이오드ZD: Zener Diode D: Diode

TR : 트랜지스터TR: Transistor

본 고안은 수신기능을 갖는 텔레비젼에 있어서, 기능 절환시 교류 커플링(AC Coupling)으로 인하여 상실된 전류분을 재생하여 수직동기를 안정하게 하는 AV 수신시 직류 재생회로에 관한 것이다.The present invention relates to a direct current reproduction circuit for AV reception, which stabilizes vertical synchronization by reproducing a current lost due to AC coupling during function switching in a television having a reception function.

일반적으로 텔레비젼 수상기에 브이티알이나 기타 다른 전자기기를 접속하여 사용하는 경우가 증가함에 따라 기존의 텔레비젼 수상기가 자체 방송신호를 수신할 때에는 신호의 안정도를 높이기 위해 직류(DC) 재생회로가 내장되어 있으나 브이티알의 방송신호를 수신할 때 사용하는 비디오의 단자로 부터 수신되는 신호로 동작할때에는 직류 재생회로가 없어 어두운 화면에서 밝은 화면으로 변할 때나 밝은 화면에서 갑자기 어두운 화면으로 변할때 화면이 불안정하게 된다.In general, as the number of VTVs or other electronic devices connected to the TV receiver increases, when a conventional television receiver receives its own broadcast signal, a DC regeneration circuit is built to increase signal stability. When operating with the signal received from the video terminal used to receive the broadcast signal of VTIAL, there is no DC playback circuit and the screen becomes unstable when it changes from a dark screen to a bright screen or suddenly changes from a bright screen to a dark screen.

즉 브이티알의 비디오 단자로 부터 입력되는 방송신호의 레벨이 높은 상태에서 갑자기 낮은 상태로 떨어져 입력되게 되면 자동 이득 조정 회로에서 브라운관에 가해지는 휘도신호의 크기가 변동하게 되어 재생화면의 큰트라스트가 바뀌어 지게 되므로 화면이 불안정한 상태가 되는 것이다.In other words, when the level of the broadcasting signal input from VTI's video terminal is suddenly dropped from the high state to the low state, the luminance signal applied to the CRT in the automatic gain control circuit changes, causing large contrast of the playback screen. The screen becomes unstable.

본 고안은 이러한 점을 감안하여 고안한 것으로 손실된 직류분을 보상하여 안정된 콘트라스트 레벨을 인가하여 줌으로서 적절한 화상을 얻을 수 있도록 한것으로 이를 첨부된 도면에 의거하여 설명하면 다음과 같다.The present invention has been devised in view of such a point, and the present invention has been made to compensate for the lost DC content so that an appropriate image can be obtained by applying a stable contrast level, which will be described with reference to the accompanying drawings.

제1도에서 보여지는 바와 같이 본 고안의 입력단자(IP)가 콘덴서(C1)를 통하여 콜렉터 측이 저항(R2)을 통하여 접지된 트랜지스터(TR)와 저항(R1) 및 다이오드(D)와 출력단자(OP)에 공통 접속되고 상기 트랜지스터(TR)의 에미터측은 제너다이오드(ZD)를 통하여 입력전원단자(Vcc)에 접속됨과 동시에 콘덴서(C2)가 공통접속 되도록구성된 것으로 이의 작용효과를 상세히 설명하면 다음과 같다.As shown in FIG. 1, the input terminal IP of the present invention is outputted with the transistor TR, the resistor R1, the diode D, and the collector side grounded through the resistor R2 through the capacitor C1. Commonly connected to the terminal OP, the emitter side of the transistor TR is connected to the input power supply terminal (Vcc) through the zener diode (ZD) and at the same time the condenser (C2) is configured to be connected in common to explain the effect thereof in detail Is as follows.

비디오로 부터 방송신호를 수신할때 입력되는 신호는 펄스폭의 비율이 변화되어 평균치 전압으로 바뀐 후 텔레비젼의 입력단자(IP)에 입력되게 된다.When the broadcast signal is received from the video, the input signal is input to the input terminal IP of the television after the ratio of the pulse width is changed to the average voltage.

즉, 비디오로 부터 일정한 레벨의 펄스 전압이 콘덴서(C1)를 통하여 트랜지스터(TR)의 베이스에 인가됨으로써 이 신호의 레벨에 따라 상기 트랜지스터(TR)가 온/오프 되게 되는 것으로, 트랜지스터(TR)의 온/오프에 따라 다이오드(D) 또한 도통 또는 불도통하게 되어 콘덴서(C1)에 입력전원을 충전하게 되며 비디오로부터 펄스가 입력되면 입력전원이 충전되어 있는 콘덴서(C1)와 저항(R1)에 의해 크기가 평활되어 적정수준으로 조절되게 되므로 결국 출력단자(OP)는 콘덴서(C1)의 충전전압에 의해 보상된 펄스를 출력하게 되는 것이다.That is, since a pulse voltage of a constant level from the video is applied to the base of the transistor TR through the capacitor C1, the transistor TR is turned on / off according to the level of the signal. The diode D also becomes conductive or non-conducting according to on / off, and charges the input power to the capacitor C1. When a pulse is input from the video, the diode D is sized by the capacitor C1 and the resistor R1 charged with the input power. Is smoothed and adjusted to an appropriate level, so that the output terminal OP outputs a pulse compensated by the charging voltage of the capacitor C1.

이를 제2도와 같이 설명하면 먼저 파형 제2a도의 기준전압보다 높은 방송신호(a)가 입력되는 경우 트랜지스터(TR)의 베이스는 고전위가 되게 되어 피엔피(PNP) 트랜지스터인 상기 트랜지스터(TR)는 '오프'되게 된다.Referring to FIG. 2, first, when the broadcast signal a higher than the reference voltage of the waveform 2a is input, the base of the transistor TR becomes a high potential so that the transistor TR, which is a PNP transistor, It will be 'off'.

따라서 입력전원단자(Vcc)로 입력되는 전원은 콘덴서(C2)를 통하여 접지되게 되어져 있으므로 다이오드(D)는 불도통 된다.Therefore, since the power input to the input power terminal Vcc is grounded through the capacitor C2, the diode D is not conducting.

또한 기준전압보다 낮은 레벨의 신호전압 브이티알 방송신호(a)의 입력되는 경우는 콘덴서(C1)를 통해 트랜지스터(TR)의 베이스에 입력되므로서 상기 트랜지스터(TR)을 '온' 시키게 된다. 따라서 입력전원단자(Vcc)를 통해 입력된 전원은 제너다이오드(ZD)와 트랜지스터(TR) 및 다이오드(D)를 통하여 콘덴서(C1)에 충전된다.In addition, when the signal voltage VTI broadcast signal a having a level lower than the reference voltage is input, the transistor TR is input to the base of the transistor TR through the capacitor C1, thereby turning on the transistor TR. Therefore, the power input through the input power terminal Vcc is charged to the capacitor C1 through the zener diode ZD, the transistor TR, and the diode D.

그러나 제2a도의 (b)와 같이 기준 전압보다는 크지만 콘트라스트 레벨보다 낮은 신호가 인가될 경우 그 신호는 제2b도의 (b)와 같이 보상되어 출력단자(OP)를 통하여 출력되게 된다.However, when a signal larger than the reference voltage but lower than the contrast level is applied as shown in (b) of FIG. 2a, the signal is compensated as shown in (b) of FIG. 2b and output through the output terminal OP.

마찬가지의 방법으로 기준전압보다 낮은 레벨의 신호(c, d) 구간에서는 콘덴서(C1)에 입력전원이 충전되게 되므로 그 충전된 전원에 의하여 콘트라스트 레벨보다 낮은 레벨의 신호(c, d)가 입력될 경우, 제2b도의 (c, d)와 같이 보상되어 출력단자(OP)로 출력되게 된다.In the same manner, the input power is charged to the capacitor C1 in the period of the signal c and d at a level lower than the reference voltage, and thus the signal c and d at a level lower than the contrast level is inputted by the charged power. In this case, it is compensated as shown in (c, d) of FIG. 2b and output to the output terminal OP.

상기 설명한 바와 같이 본 고안은 텔레비젼 입력단자(IP)로 입력되는 브이티알의 방송신호를 콘덴서의 충전전압에 의해 보상하여 출력함으로써 방송신호의 레벨의 변화시에도 항상 안정된 화면을 공급할 수 있는 효과가 있게 된다.As described above, the present invention compensates the broadcast signal of VTIAL input to the TV input terminal IP by outputting by compensating the charging voltage of the condenser, so that the stable screen can be always supplied even when the level of the broadcast signal is changed. do.

Claims (1)

입력단자(IP)는 콘덴서(C1)를 통하여 콜렉터측이 저항(R2)을 통하여 접지된 트랜지스터(TR)와 저항(R1) 및 다이오드(D)와 출력단자(OP)에 공통 접속되고 상기 트랜지스터(TR)의 에미터측은 제어다이오드(ZD)를 통하여 입력 전원단자(Vcc)에 접속됨과, 동시에 콘덴서(C2)가 공통 접속되도록 구성되는 것을 특징으로 하는 AV 수신시 직류(DC) 재생회로.The input terminal IP is commonly connected to the transistor TR, the resistor R1, the diode D, and the output terminal OP, whose collector side is grounded through the resistor R2 through the capacitor C1. The emitter side of TR is connected to an input power supply terminal (Vcc) via a control diode (ZD), and the condenser (C2) is configured to be connected in common.
KR2019860011214U 1986-07-29 1986-07-29 Dc regenerating circuits of television KR900000566Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019860011214U KR900000566Y1 (en) 1986-07-29 1986-07-29 Dc regenerating circuits of television

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019860011214U KR900000566Y1 (en) 1986-07-29 1986-07-29 Dc regenerating circuits of television

Publications (2)

Publication Number Publication Date
KR880003666U KR880003666U (en) 1988-04-14
KR900000566Y1 true KR900000566Y1 (en) 1990-01-30

Family

ID=19254309

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019860011214U KR900000566Y1 (en) 1986-07-29 1986-07-29 Dc regenerating circuits of television

Country Status (1)

Country Link
KR (1) KR900000566Y1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040043781A (en) * 2002-11-20 2004-05-27 현대자동차주식회사 Vehicle prevention of theft system

Also Published As

Publication number Publication date
KR880003666U (en) 1988-04-14

Similar Documents

Publication Publication Date Title
US3879576A (en) Synchronizing signal separating circuit
KR900000566Y1 (en) Dc regenerating circuits of television
DK144550B (en) BLACK LEVEL FIXING CIRCUIT FOR A TELEVISION SIGNAL PROCESSING DEVICE
US4237489A (en) Video black level reference system
KR920007153B1 (en) Oscillator-freguency control interface circuit
EP0222481B1 (en) Video output signal clamping circuit
US4564863A (en) Method and device for adjusting the black level of a video signal
KR100307572B1 (en) Automatic kinescope bias device to prevent hot start flash
GB2217960A (en) Deflection current correction circuit with service switch
US5140421A (en) Video signal processing pulse producing circuit
US4019069A (en) Baseband video switch
US3611176A (en) Frequency controlled oscillator
KR960004725Y1 (en) Broadcasting signal interference preventing circuit
KR910002954Y1 (en) Frequency fecture repensating circuit
KR900000375Y1 (en) Switching circuit of televideo
KR900008282Y1 (en) Composory mono circuit for television
KR940008704Y1 (en) Automatic selecting circuit of video signals
KR900006465B1 (en) Circuit for signal processing in a picture display device
GB2194716A (en) Vertical deflection circuit with service mode operation
KR870000730Y1 (en) Direct current restorer
KR900008506Y1 (en) Black peak clamp circuit
KR0118645Y1 (en) Video character mixer circuit
KR940005338Y1 (en) Clamp circuit for feed-back amplifier
KR960002454Y1 (en) Image clamp circuit
KR910002777B1 (en) Video processing pulse shaping circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19981231

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee