Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 우세민, 이광수filedCritical우세민
Priority to KR1019880003668ApriorityCriticalpatent/KR890015232A/en
Publication of KR890015232ApublicationCriticalpatent/KR890015232A/en
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제 1 도는 본 발명의 블럭다이아그램. 제 2 도는 본 발명의 회로도. 제 3 도는 본 발명의 타이밍차트도.1 is a block diagram of the present invention. 2 is a circuit diagram of the present invention. 3 is a timing chart of the present invention.
Claims (1)
복합영상신호가 입력되는 영상버퍼 AMP 회로(1)를 복합동기신호크램핑회로(2)와 비동기비데오발생회로(10)에 연결하고 복합동기신호크램핑회로(2)를 차례로 연결된 복합동기신호분리회로(3), 수평수식동기신호분리회로(4), 쉬프트레지스터회로(5)에 연결하여 복합동기신호분리회로(3)를 게이트복합동기신호발생회로(9)에 연결하여 복합동기신호분리회로(3)에 인가되어 분리된 복합동기신호(D)를 인가되도록하며 수평, 수직동기신호분리회로(4)를 쉬프트레지스터회로(5)와 임펄스게이팅발생회로(6)에 연결하여 수평동기신호(E2)를 인가시키고 쉬프트레지스터회로(5)에 임펄스게이팅발생회로(6)와 엔코딩동기신호펄스발생회로(7)를 연결시켜 펄스신호를 인가시키며 엔코딩동기신호펄스발생회로(7)는 콤바이너회로(8)와 게이트복합동기신호발생회로(9)와 연결하여 임펄스게이팅발생회로(6)는 혼합회로(11)에 연결된 콤바이너회로(8)에 연결시키고 게이트복합동기신호발생회로(9)와 비동기비디오발생회로(10)를 혼합회로(11)에 연결시켜 비동기비데오신호(L)와 복합동기게이트펄스(H), 콤바인드게이트신호(J)를 혼합시켜 엔코딩복합영상신호를 영상 AMP 회로(12)에 입력시켜 증폭출력되게 한 것을 특징으로 하는 비데오 녹화방지장치.Separating the composite synchronous signal connected with the image buffer AMP circuit (1) to which the composite video signal is inputted to the composite synchronous signal clamping circuit (2) and the asynchronous video generation circuit (10), and then connecting the composite synchronous signal clamping circuit (2). The composite synchronous signal separation circuit (3) to the gate composite synchronous signal generation circuit (9) by connecting the circuit (3), the horizontal formula synchronous signal separation circuit (4), and the shift register circuit (5). (3) to apply the separated composite synchronous signal (D) and to connect the horizontal and vertical synchronous signal separation circuit (4) to the shift register circuit (5) and the impulse gating generation circuit (6) the horizontal synchronous signal ( E 2 ) is applied to the shift register circuit 5 to connect the impulse gating generating circuit 6 and the encoding synchronous signal pulse generating circuit 7 to apply a pulse signal, and the encoding synchronous signal pulse generating circuit 7 is combined. Connection with the negative circuit (8) and the gate composite synchronous signal generator (9) The impulse gating generating circuit 6 is connected to the combiner circuit 8 connected to the mixing circuit 11 and the gate composite synchronous signal generating circuit 9 and the asynchronous video generating circuit 10 are connected to the mixing circuit 11. A video, characterized in that the asynchronous video signal (L), the composite synchronous gate pulse (H), and the combined gate signal (J) are mixed to input an encoded composite video signal to the video AMP circuit (12) for amplification and output. Anti-recording device.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019880003668A1988-03-311988-03-31
Video recording prevention device
KR890015232A
(en)