KR890014248U - Computer memory banking circuit - Google Patents

Computer memory banking circuit

Info

Publication number
KR890014248U
KR890014248U KR2019870022840U KR870022840U KR890014248U KR 890014248 U KR890014248 U KR 890014248U KR 2019870022840 U KR2019870022840 U KR 2019870022840U KR 870022840 U KR870022840 U KR 870022840U KR 890014248 U KR890014248 U KR 890014248U
Authority
KR
South Korea
Prior art keywords
computer memory
memory banking
banking circuit
circuit
computer
Prior art date
Application number
KR2019870022840U
Other languages
Korean (ko)
Other versions
KR900005309Y1 (en
Inventor
김희용
Original Assignee
삼성전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자주식회사 filed Critical 삼성전자주식회사
Priority to KR2019870022840U priority Critical patent/KR900005309Y1/en
Publication of KR890014248U publication Critical patent/KR890014248U/en
Application granted granted Critical
Publication of KR900005309Y1 publication Critical patent/KR900005309Y1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1647—Handling requests for interconnection or transfer for access to memory bus based on arbitration with interleaved bank access
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0669—Configuration or reconfiguration with decentralised address assignment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1673—Details of memory controller using buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
KR2019870022840U 1987-12-23 1987-12-23 Memory banking circuit of computer KR900005309Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019870022840U KR900005309Y1 (en) 1987-12-23 1987-12-23 Memory banking circuit of computer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019870022840U KR900005309Y1 (en) 1987-12-23 1987-12-23 Memory banking circuit of computer

Publications (2)

Publication Number Publication Date
KR890014248U true KR890014248U (en) 1989-08-10
KR900005309Y1 KR900005309Y1 (en) 1990-06-15

Family

ID=19270643

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019870022840U KR900005309Y1 (en) 1987-12-23 1987-12-23 Memory banking circuit of computer

Country Status (1)

Country Link
KR (1) KR900005309Y1 (en)

Also Published As

Publication number Publication date
KR900005309Y1 (en) 1990-06-15

Similar Documents

Publication Publication Date Title
DE3889017D1 (en) Data card circuits.
KR890021760U (en) Memory card connector
DE3888220T2 (en) Data output circuit.
DK213989D0 (en) INTEGRATED CIRCUIT CARD
DE68929215T2 (en) Data processor
DE3582976D1 (en) DATA DELAY AND MEMORY CIRCUIT.
FR2609831B1 (en) MEMORY READING CIRCUIT
DE3852131D1 (en) Memory card.
DE3776049D1 (en) ELECTRONIC MEMORY.
KR860004462A (en) Read Only Memory Circuit
FR2610134B1 (en) MEMORY READING CIRCUIT
DE68920118D1 (en) Josephson memory circuit.
DE3883064D1 (en) FIXED MEMORY CIRCUIT.
DE68918568D1 (en) Integrated memory circuit.
FI884979A (en) Memory bit prediction circuit
DE3855683T2 (en) Data transfer circuit
DE3880554D1 (en) DATA COLLECTION CIRCUIT.
TR23376A (en) PAYPLAYN MEMORY STRUEKTUERUE
FR2621737B1 (en) INTEGRATED CIRCUIT MEMORY
DE68920800D1 (en) Computer terminal.
FR2619463B1 (en) ELECTRONIC BANKING BOOKLET
KR890014248U (en) Computer memory banking circuit
KR890014242U (en) Memory data protection circuit
KR870008825U (en) Computer data retention circuit
KR890003322U (en) Static RAM memory data backup circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20020530

Year of fee payment: 13

EXPY Expiration of term