KR890007193A - LED Array Driver Using Time Division Sequential Circuit - Google Patents

LED Array Driver Using Time Division Sequential Circuit Download PDF

Info

Publication number
KR890007193A
KR890007193A KR870011184A KR870011184A KR890007193A KR 890007193 A KR890007193 A KR 890007193A KR 870011184 A KR870011184 A KR 870011184A KR 870011184 A KR870011184 A KR 870011184A KR 890007193 A KR890007193 A KR 890007193A
Authority
KR
South Korea
Prior art keywords
led
led array
timing controller
block
transistor
Prior art date
Application number
KR870011184A
Other languages
Korean (ko)
Other versions
KR900005037B1 (en
Inventor
양동철
Original Assignee
강진구
삼성반도체통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 강진구, 삼성반도체통신 주식회사 filed Critical 강진구
Priority to KR1019870011184A priority Critical patent/KR900005037B1/en
Publication of KR890007193A publication Critical patent/KR890007193A/en
Application granted granted Critical
Publication of KR900005037B1 publication Critical patent/KR900005037B1/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K15/00Arrangements for producing a permanent visual presentation of the output data, e.g. computer output printers
    • G06K15/02Arrangements for producing a permanent visual presentation of the output data, e.g. computer output printers using printers
    • G06K15/12Arrangements for producing a permanent visual presentation of the output data, e.g. computer output printers using printers by photographic printing, e.g. by laser printers

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Optics & Photonics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Printers Or Recording Devices Using Electromagnetic And Radiation Means (AREA)
  • Led Devices (AREA)

Abstract

내용 없음No content

Description

시분할 순차회로를 이용한 LED 어레이 구동장치LED Array Driver Using Time Division Sequential Circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제3도는 본 발명의 블럭도,3 is a block diagram of the present invention;

제 4도는 본 발명의 구체회로도,4 is a detailed circuit diagram of the present invention;

제 5도는 제 4도의 동작 타이밍도이다.5 is an operation timing diagram of FIG.

Claims (3)

N개의 LED 배열로 이루어진 LED 어레이(17)와, 클럭 및 타이밍 신호를 발생 하는 타이밍 제어부(20)를 구비한 시분할 순차 회로를 이용한 LED 프린터 헤드의 LED 어레이 구동장치에 있어서, 헤드 제어부로부터 블럭단위의 프린트 데이타를 상기 타이밍 제어부(20)의 제 1클럭(CLKI)에 의해 직렬 입력하는 쉬프트 레지스 터(37)와, 상기 쉬프트 레지스터(30)의 입력 완료시 블럭 단위의 프린트 데이타 출력을 상기 타이밍 제어부(20)의 제 1제어신호(ENI)에 의해 병렬 레치하는 제 1래치 (40)와, 상기 타이밍 제어부(20)외 어드레스 신호와 제 2클럭(CLK2)에 의해 소정 비트수에 따른 보정데이타를 연속 발생하며 소정 비트수의 보정데이타와 상기 제 1래치(47)의 출력을 논리조합하여 광량 보정데이타를 발생하는 광량 보정부(50)와, 상기 광량보정부(50)에 의해 상기 LED 어레이(17)에 광량 보정용 제 1구동신호를 인가하는 제 1구동부(60)와, 상기 쉬프트 레지스타(37)의 입력완료시 상기 타이밍 제어부(27)의 제 3클럭(CLK3)에 의해 현재의 LED 블럭 단위값을 카운팅하고 있는 카운터(77)와, 상기 타이밍 제어부(27)의 제 1제어신호(ENI)에 의해 상기 카운터 (70)의 카운팅값을 디코딩하여 LED 블럭 선택 데이타를 발생하는 디코더(80)와, 상기 타이밍 제어부(20)의 제 2제어신호(EN2)에 의해 상기 디코더(80)의 출력을 상기 광략 보정부(50)에서 해당 블럭의 광량 보정데이타 출력 종료시까지 래치하는 제 2래치(90)와, 상기 제 2래치(90)에 의해 상기 LED 어레이(57)의 해당 LED 블럭을 구동하는 제 2구동신호를 발생하는 제 2구동부(100)로 구성함을 특징으로하는 장치.In the LED array driving apparatus of an LED printer head using a time-division sequential circuit having an LED array 17 consisting of N LED arrays and a timing controller 20 for generating a clock and a timing signal, the LED array driving apparatus of the LED printer head has a block unit from the head controller. The shift register 37 for serially inputting print data by the first clock CLKI of the timing controller 20 and the output of the print data in units of blocks when the shift register 30 is completed, the timing controller ( The first latch 40 which latches in parallel by the first control signal ENI of 20), and the correction data according to the predetermined number of bits by the address signal and the second clock CLK2 other than the timing controller 20 are consecutive. A light quantity correcting unit 50 which generates light quantity correction data by logically combining the correction data having a predetermined number of bits and the output of the first latch 47, and the LED array unit 17 by the light quantity correcting unit 50. ) The first driving unit 60 for applying the first driving signal for correcting the amount of light and the third clock CLK3 of the timing controller 27 when the input of the shift register 37 is completed are used to determine the current LED block unit value. A decoder 80 for counting the counter value of the counter 70 by the counting counter 77 and the first control signal ENI of the timing controller 27, and generating the LED block selection data; A second latch 90 which latches the output of the decoder 80 by the second control signal EN2 of the timing controller 20 until the output of the light quantity correction data of the block is finished; And a second driver (100) for generating a second drive signal for driving the corresponding LED block of the LED array (57) by the second latch (90). 상기 제 1항에 있어서, 상기 제 1구동신호로 발생하는 제 1구동부(77)가 광량보정부(50)의 블럭 단위수에 해당하는 광량 보정 데이타를 동수로 구성된 트랜지스터의 베이스에 인가하고, 상기 각 트랜지스터의 컬렉터단들을 제 1전원 공급단 자(VCC)에 접속하며 상기 각 트랜지스터의 에미터단을 저항을 통해 상기 LED어레 이(17)내의 각 LED 블럭중 해당 LED에 공통으로 접속함을 특징으로하는 장치.The first driving unit (77) generated by the first driving signal applies light quantity correction data corresponding to the number of block units of the light quantity correction unit (50) to the base of the transistor having the same number. The collector terminals of each transistor are connected to the first power supply terminal (VCC), and the emitter terminal of each transistor is connected to a corresponding LED among the LED blocks in the LED array 17 through a resistor in common. Device. 상기 제 1항에 있어서, 상기 제 2구동신호를 발생하는 제 2구동부(100)가 상기 제 2래치(90)의 LED블럭 선택신호로 상기 LED어레이(70)의 LED블럭과 동수로 구성된 트랜지스터의 베이스에 인가하고, 상기 각 트랜지스터의 컬렉터단들을 해당 LED 블럭의 모든 LED의 캐소드단에 병렬 접속하며 상기 각 트랜지스터의 에미터단들을 그라운드에 접속하도록 특징으로하는 장치.The transistor of claim 1, wherein the second driver 100 generating the second driving signal is the same as the LED block of the LED array 70 as the LED block selection signal of the second latch 90. Applying to a base, connecting the collector stages of each transistor to the cathode stages of all LEDs of the corresponding LED block and the emitter stages of each transistor to ground. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019870011184A 1987-10-02 1987-10-02 Led array driving device using time division sequental circuit KR900005037B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019870011184A KR900005037B1 (en) 1987-10-02 1987-10-02 Led array driving device using time division sequental circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019870011184A KR900005037B1 (en) 1987-10-02 1987-10-02 Led array driving device using time division sequental circuit

Publications (2)

Publication Number Publication Date
KR890007193A true KR890007193A (en) 1989-06-19
KR900005037B1 KR900005037B1 (en) 1990-07-18

Family

ID=19265059

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019870011184A KR900005037B1 (en) 1987-10-02 1987-10-02 Led array driving device using time division sequental circuit

Country Status (1)

Country Link
KR (1) KR900005037B1 (en)

Also Published As

Publication number Publication date
KR900005037B1 (en) 1990-07-18

Similar Documents

Publication Publication Date Title
CA1048183A (en) Four-level voltage supply for liquid crystal display
KR900010561A (en) Dual Port Read / Write Register File Memory and Its Configuration Method
US4122444A (en) Apparatus for displaying numerical value information in alternative forms
KR920006905A (en) Drive circuit of display device
US3946403A (en) Electrostatic recorder with three state switching
KR920006906A (en) Drive circuit of display device
KR880008336A (en) Semiconductor integrated circuit device
US3509420A (en) Driver circuits for display devices with spurious glow eliminating circuit
KR890007193A (en) LED Array Driver Using Time Division Sequential Circuit
JPH05158429A (en) Information transmission circuit
US3922668A (en) Liquid-crystal indicator driving system
GB1569604A (en) Key signal entry device
JP2578144B2 (en) Parallel data port selection method and device
US3422359A (en) Distributor circuit
JPS62179963A (en) Light emitting diode writing head
JPH0534409A (en) Test mode control signal generating circuit
JPS60180338A (en) Parallel serial converting system
JP3062314B2 (en) Printing element drive circuit device and printing device
US4086516A (en) Integrated circuit system for operating display panels
SU1531156A1 (en) Programmer
JPS588625B2 (en) Denshisousasouchi
KR880003550Y1 (en) Simultanious display circuit of a reset and power
SU1171849A1 (en) Storage
JPS5846029B2 (en) display circuit
SU970462A1 (en) On-line memory

Legal Events

Date Code Title Description
A201 Request for examination
N231 Notification of change of applicant
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20010615

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee