KR890003896U - Synthesis circuit for comparison detection of maximum value signal - Google Patents
Synthesis circuit for comparison detection of maximum value signalInfo
- Publication number
- KR890003896U KR890003896U KR2019870012265U KR870012265U KR890003896U KR 890003896 U KR890003896 U KR 890003896U KR 2019870012265 U KR2019870012265 U KR 2019870012265U KR 870012265 U KR870012265 U KR 870012265U KR 890003896 U KR890003896 U KR 890003896U
- Authority
- KR
- South Korea
- Prior art keywords
- maximum value
- value signal
- synthesis circuit
- comparison detection
- comparison
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N9/00—Details of colour television systems
- H04N9/64—Circuits for processing colour signals
- H04N9/72—Circuits for processing colour signals for reinsertion of DC and slowly varying components of colour signals
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Processing Of Color Television Signals (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019870012265U KR900004346Y1 (en) | 1987-07-27 | 1987-07-27 | Compare and detecting syn circuit of maximum signal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019870012265U KR900004346Y1 (en) | 1987-07-27 | 1987-07-27 | Compare and detecting syn circuit of maximum signal |
Publications (2)
Publication Number | Publication Date |
---|---|
KR890003896U true KR890003896U (en) | 1989-04-14 |
KR900004346Y1 KR900004346Y1 (en) | 1990-05-19 |
Family
ID=19265710
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019870012265U KR900004346Y1 (en) | 1987-07-27 | 1987-07-27 | Compare and detecting syn circuit of maximum signal |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR900004346Y1 (en) |
-
1987
- 1987-07-27 KR KR2019870012265U patent/KR900004346Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR900004346Y1 (en) | 1990-05-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3852718D1 (en) | Signal detection circuit. | |
KR890003896U (en) | Synthesis circuit for comparison detection of maximum value signal | |
KR910009777U (en) | Responsive circuit for no signal of VCR | |
KR890009268U (en) | Signal characteristic compensation circuit of sensor | |
KR880014215U (en) | Audio signal selection circuit of audio multi-TV | |
KR900001908U (en) | Field discrimination circuit of video signal | |
KR890014180U (en) | Digital signal detection stabilization circuit | |
KR890005858U (en) | Vertical synchronization signal detection circuit | |
KR860008500U (en) | Bi-directional signal detection circuit | |
KR880008438U (en) | Data signal detection circuit | |
KR900013738U (en) | Synchronous signal detection circuit of muse decoder | |
KR870018901U (en) | Generation circuit of image head position detection signal | |
KR890003312U (en) | Real-time signal detection circuit of multiple sensor system | |
KR880020890U (en) | Color signal synthesis circuit | |
KR870012789U (en) | Ring signal detection circuit | |
KR900005818U (en) | Signal level adjustment circuit of level meta | |
KR880003569U (en) | Signal discrimination circuit | |
KR910018759U (en) | Aging detection circuit of F2F signal | |
KR870019246U (en) | Vertical synchronization signal detection circuit | |
KR900015047U (en) | Noise-free circuit of clock signal | |
KR870019266U (en) | Teletext signal detection circuit | |
KR930016794U (en) | Analog signal comparison circuit of shape detection circuit | |
KR910010347U (en) | Video signal synthesis circuit | |
KR880022644U (en) | Quantization circuit of 2-channel signal | |
KR900010619A (en) | First occurrence signal discrimination circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 19961231 Year of fee payment: 8 |
|
LAPS | Lapse due to unpaid annual fee |