KR900015047U - Noise-free circuit of clock signal - Google Patents

Noise-free circuit of clock signal

Info

Publication number
KR900015047U
KR900015047U KR2019890000609U KR890000609U KR900015047U KR 900015047 U KR900015047 U KR 900015047U KR 2019890000609 U KR2019890000609 U KR 2019890000609U KR 890000609 U KR890000609 U KR 890000609U KR 900015047 U KR900015047 U KR 900015047U
Authority
KR
South Korea
Prior art keywords
noise
clock signal
free circuit
free
circuit
Prior art date
Application number
KR2019890000609U
Other languages
Korean (ko)
Other versions
KR940001487Y1 (en
Inventor
이하정
Original Assignee
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 대우전자 주식회사 filed Critical 대우전자 주식회사
Priority to KR2019890000609U priority Critical patent/KR940001487Y1/en
Publication of KR900015047U publication Critical patent/KR900015047U/en
Application granted granted Critical
Publication of KR940001487Y1 publication Critical patent/KR940001487Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/125—Discriminating pulses
    • H03K5/1252—Suppression or limitation of noise or interference
KR2019890000609U 1989-01-23 1989-01-23 Noise eliminating circuit of clock signal KR940001487Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019890000609U KR940001487Y1 (en) 1989-01-23 1989-01-23 Noise eliminating circuit of clock signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019890000609U KR940001487Y1 (en) 1989-01-23 1989-01-23 Noise eliminating circuit of clock signal

Publications (2)

Publication Number Publication Date
KR900015047U true KR900015047U (en) 1990-08-02
KR940001487Y1 KR940001487Y1 (en) 1994-03-17

Family

ID=19271742

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019890000609U KR940001487Y1 (en) 1989-01-23 1989-01-23 Noise eliminating circuit of clock signal

Country Status (1)

Country Link
KR (1) KR940001487Y1 (en)

Also Published As

Publication number Publication date
KR940001487Y1 (en) 1994-03-17

Similar Documents

Publication Publication Date Title
KR880016923U (en) Clock signal generation circuit device
KR900015047U (en) Noise-free circuit of clock signal
KR910005098U (en) Mode signal delay circuit of mode setting circuit
KR900013748U (en) Noise removal circuit of luminance signal
KR910007749U (en) Computer clock delay circuit
KR910013298U (en) Decoding circuit of digital repeat signal
KR890003324U (en) Two processor clock signal synchronization circuit
KR880013908U (en) Clock signal generator of electronic circuit
KR880014215U (en) Audio signal selection circuit of audio multi-TV
KR900005818U (en) Signal level adjustment circuit of level meta
KR900002092U (en) Noise reduction circuit of Sekham chroma signal
KR920005460U (en) Programmable clock signal dividing circuit
KR890003896U (en) Synthesis circuit for comparison detection of maximum value signal
KR900013142U (en) Frequency equalizer circuit of graphic equalizer
KR860005179U (en) Cuckoo Time Signal Circuit
KR910008234U (en) Synchronous signal extension circuit
KR920010746U (en) Signal separation circuit of PAL-UHF RF modulator
KR950020523U (en) Clock sound signal circuit of cuckoo clock
KR880020890U (en) Color signal synthesis circuit
KR880020279U (en) Electronic clock rapid time adjustment circuit
KR910010347U (en) Video signal synthesis circuit
KR910013320U (en) Wide area data clock synchronization circuit
KR900009323U (en) On-screen signal output circuit
KR910010328U (en) Edge compensation circuit of superposition signal
KR900021057U (en) Tape recorder circuit of tape recorder

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19990227

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee