KR880006605A - Memory Organizers for Computers - Google Patents

Memory Organizers for Computers Download PDF

Info

Publication number
KR880006605A
KR880006605A KR860010165A KR860010165A KR880006605A KR 880006605 A KR880006605 A KR 880006605A KR 860010165 A KR860010165 A KR 860010165A KR 860010165 A KR860010165 A KR 860010165A KR 880006605 A KR880006605 A KR 880006605A
Authority
KR
South Korea
Prior art keywords
bus
address
gate
signal
comparator
Prior art date
Application number
KR860010165A
Other languages
Korean (ko)
Other versions
KR900006547B1 (en
Inventor
이영진
Original Assignee
구자학
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 구자학, 주식회사 금성사 filed Critical 구자학
Priority to KR1019860010165A priority Critical patent/KR900006547B1/en
Publication of KR880006605A publication Critical patent/KR880006605A/en
Application granted granted Critical
Publication of KR900006547B1 publication Critical patent/KR900006547B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

내용 없음No content

Description

컴퓨터용 메모리 구성장치Memory Organizers for Computers

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명 장치의 구성도,1 is a block diagram of an apparatus of the present invention,

제2도 가-다는 본 발명 장치를 설명하기 위한 도면.2 is a diagram for explaining the apparatus of the present invention.

Claims (1)

이드레스 버스(2), 데니타 버스(3) 제어버스(4), 확인버스(5)를 포함하는 컴퓨터 시스템 버스(1)에서 확인신호 및 이에 대응하는 어드레스 신호를 받아 비교하여 확인 응답신호를 내보내는 확인 비교기(10)의 출력은 NOR게이트(31)를 시작 어드레스를 기억하는 어드레스 맵 레지스타(14)에 연결함과 동시에 OR 게이트(30)의 일측 입력을 통하여 컴퓨터 시스템 버스(1)내의 제어 버스(4)에 연결하고, 컴퓨터 시스템 버스(1)에 실린 어드레스 신호를 디코딩하여 확인 비교기 선택신호로서 OR 게이트(30)에 인가함과 동시에 어드레스맵 레지스타 선택신호로서 NOR게이트(31)에 인가하며 어드레스 맵 레지스타(14)의 출력을 시작어드레스로서 비교기(18)에 연결하여된 컴퓨터용 메모리 구성 장치.The computer system bus 1 including the address bus 2, the denita bus 3, the control bus 4, and the confirmation bus 5 receives and compares an acknowledgment signal and a corresponding address signal and compares the acknowledgment signal. The output of the outgoing acknowledgment comparator 10 connects the NOR gate 31 to the address map register 14 which stores the start address, and at the same time controls it in the computer system bus 1 via one input of the OR gate 30. Connected to the bus 4, decoded the address signal carried on the computer system bus 1 and applied to the OR gate 30 as a confirm comparator select signal and to the NOR gate 31 as an address map register select signal. And the output of the address map register 14 to the comparator 18 as a start address. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019860010165A 1986-11-29 1986-11-29 Device for composing of computer memory KR900006547B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019860010165A KR900006547B1 (en) 1986-11-29 1986-11-29 Device for composing of computer memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019860010165A KR900006547B1 (en) 1986-11-29 1986-11-29 Device for composing of computer memory

Publications (2)

Publication Number Publication Date
KR880006605A true KR880006605A (en) 1988-07-23
KR900006547B1 KR900006547B1 (en) 1990-09-13

Family

ID=19253696

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019860010165A KR900006547B1 (en) 1986-11-29 1986-11-29 Device for composing of computer memory

Country Status (1)

Country Link
KR (1) KR900006547B1 (en)

Also Published As

Publication number Publication date
KR900006547B1 (en) 1990-09-13

Similar Documents

Publication Publication Date Title
KR860006743A (en) Data processing systems
KR880008228A (en) Display
KR980700612A (en) A METHOD AND ANAPPARATUS FOR ENABLING A PROCESSOR TO ACCESS AN EXTERNAL COMPONENT THROUGH A PRIVATE BUS OR A SHARED BUS by allowing the processor to access external components via a dedicated or shared bus
KR880004380A (en) Bus master with burst transfer mode
KR890017604A (en) Micro computer systems
KR870004569A (en) Automatic gain control device
KR870004366A (en) Data processing systems
KR870004367A (en) Data processing systems
KR900006853A (en) Microprocessor
KR870010444A (en) Data processor
KR900003722A (en) Timer device
KR870011537A (en) Data Processing System Using Address Translation
KR850002907A (en) CPU micro branch structure
KR860700300A (en) Input memory circuit means and its distribution method
KR910008565A (en) Branch control circuit
KR900013413A (en) Digital signal processing device
KR860004349A (en) Process I / O Device of Sequence Controller
KR880009306A (en) Direct memory access control unit
KR870001514A (en) controller
KR880006605A (en) Memory Organizers for Computers
KR880003241A (en) Data processing systems
KR850006742A (en) Data processing device
KR860004360A (en) Microprocessor Interface Device for Telecommunication System
KR870005303A (en) IC device
KR950015104A (en) How to support indivisible cycle using bus monitor

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application
J2X1 Appeal (before the patent court)

Free format text: APPEAL AGAINST DECISION TO DECLINE REFUSAL

G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19961230

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee