KR870001314U - 무접점 대출력 지연 시간회로 - Google Patents

무접점 대출력 지연 시간회로

Info

Publication number
KR870001314U
KR870001314U KR2019850007827U KR850007827U KR870001314U KR 870001314 U KR870001314 U KR 870001314U KR 2019850007827 U KR2019850007827 U KR 2019850007827U KR 850007827 U KR850007827 U KR 850007827U KR 870001314 U KR870001314 U KR 870001314U
Authority
KR
South Korea
Prior art keywords
delay time
large output
output delay
time circuit
contact large
Prior art date
Application number
KR2019850007827U
Other languages
English (en)
Other versions
KR870003646Y1 (ko
Inventor
장철수
Original Assignee
금성전선 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성전선 주식회사 filed Critical 금성전선 주식회사
Priority to KR2019850007827U priority Critical patent/KR870003646Y1/ko
Publication of KR870001314U publication Critical patent/KR870001314U/ko
Application granted granted Critical
Publication of KR870003646Y1 publication Critical patent/KR870003646Y1/ko

Links

KR2019850007827U 1985-06-27 1985-06-27 무접점 대출력 지연 시간회로 KR870003646Y1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019850007827U KR870003646Y1 (ko) 1985-06-27 1985-06-27 무접점 대출력 지연 시간회로

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019850007827U KR870003646Y1 (ko) 1985-06-27 1985-06-27 무접점 대출력 지연 시간회로

Publications (2)

Publication Number Publication Date
KR870001314U true KR870001314U (ko) 1987-02-20
KR870003646Y1 KR870003646Y1 (ko) 1987-10-20

Family

ID=19243301

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019850007827U KR870003646Y1 (ko) 1985-06-27 1985-06-27 무접점 대출력 지연 시간회로

Country Status (1)

Country Link
KR (1) KR870003646Y1 (ko)

Also Published As

Publication number Publication date
KR870003646Y1 (ko) 1987-10-20

Similar Documents

Publication Publication Date Title
KR880700419A (ko) 집적회로
DE3650598D1 (de) Programmierbare logische Schaltung
KR880700420A (ko) 집적회로
GB2177865B (en) Output buffer circuit
KR870009546A (ko) 지연회로
DE3688564T2 (de) Sequentielle logische Schaltung.
KR870004577A (ko) 클럭 성형 회로
DK178686D0 (da) Stroemstyret logisk kredsloeb
KR870002933U (ko) 회로 차단기
GB8515483D0 (en) Line output circuit
KR900006852A (ko) 승산회로
KR870001226U (ko) 회로 차단기
IT1188434B (it) Disposizione circuitale
KR880700546A (ko) 입력회로
KR870001314U (ko) 무접점 대출력 지연 시간회로
GB8621594D0 (en) Output circuit
KR870004379U (ko) 전원차단 지연회로
KR850006789A (ko) 논리회로
KR860011123U (ko) 리셋트 지연 회로
KR870006048U (ko) 스테레오 출력회로
KR880700356A (ko) 회로 배열의 변형 장치
KR870001223U (ko) 회로 차단기
KR870015542U (ko) 펄스 지연회로
KR870003039U (ko) 증폭회로
KR870001108U (ko) 다중 메모리 회로

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
LAPS Lapse due to unpaid annual fee