KR850002684A - 대규모 집적회로(lsi) - Google Patents
대규모 집적회로(lsi)Info
- Publication number
- KR850002684A KR850002684A KR1019840004621A KR840004621A KR850002684A KR 850002684 A KR850002684 A KR 850002684A KR 1019840004621 A KR1019840004621 A KR 1019840004621A KR 840004621 A KR840004621 A KR 840004621A KR 850002684 A KR850002684 A KR 850002684A
- Authority
- KR
- South Korea
- Prior art keywords
- lsi
- integrated circuit
- large scale
- scale integrated
- circuit
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5286—Arrangements of power or ground buses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/118—Masterslice integrated circuits
- H01L27/11898—Input and output buffer/driver structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Geometry (AREA)
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Wire Bonding (AREA)
- Logic Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58-181932 | 1983-09-30 | ||
JP58181932A JPS6074554A (ja) | 1983-09-30 | 1983-09-30 | 大規模集積回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR850002684A true KR850002684A (ko) | 1985-05-15 |
KR900003258B1 KR900003258B1 (ko) | 1990-05-12 |
Family
ID=16109413
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019840004621A KR900003258B1 (ko) | 1983-09-30 | 1984-08-02 | 대규모 집적회로(lsi) |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0136888B1 (ko) |
JP (1) | JPS6074554A (ko) |
KR (1) | KR900003258B1 (ko) |
DE (1) | DE3469648D1 (ko) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4899208A (en) * | 1987-12-17 | 1990-02-06 | International Business Machines Corporation | Power distribution for full wafer package |
JPH07111971B2 (ja) * | 1989-10-11 | 1995-11-29 | 三菱電機株式会社 | 集積回路装置の製造方法 |
JP2746451B2 (ja) * | 1990-03-09 | 1998-05-06 | 富士通株式会社 | 発振回路 |
JP3185271B2 (ja) * | 1991-09-13 | 2001-07-09 | 日本電気株式会社 | 半導体集積回路 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DD152234A1 (de) * | 1980-07-25 | 1981-11-18 | Martin Kollmeyer | Integrierte schaltungsanordnung |
JPS57100757A (en) * | 1980-12-16 | 1982-06-23 | Toshiba Corp | Integrated circuit |
DE3276284D1 (en) * | 1981-09-10 | 1987-06-11 | Fujitsu Ltd | Semiconductor integrated circuit comprising a semiconductor substrate and interconnecting layers |
-
1983
- 1983-09-30 JP JP58181932A patent/JPS6074554A/ja active Pending
-
1984
- 1984-08-02 KR KR1019840004621A patent/KR900003258B1/ko not_active IP Right Cessation
- 1984-09-28 EP EP84306613A patent/EP0136888B1/en not_active Expired
- 1984-09-28 DE DE8484306613T patent/DE3469648D1/de not_active Expired
Also Published As
Publication number | Publication date |
---|---|
KR900003258B1 (ko) | 1990-05-12 |
EP0136888A1 (en) | 1985-04-10 |
JPS6074554A (ja) | 1985-04-26 |
DE3469648D1 (en) | 1988-04-07 |
EP0136888B1 (en) | 1988-03-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900008927A (ko) | 반도체 집적회로 | |
DE3484313D1 (de) | Integrierte halbleiterschaltung. | |
GB8425824D0 (en) | Large scale integrated circuit | |
KR910016234A (ko) | 반도체 집적회로 | |
NL191912C (nl) | Geïntegreerd circuit. | |
DE3855797D1 (de) | Integrierte Halbleiterschaltung | |
GB8421200D0 (en) | Semiconductor integrated circuit | |
KR850009741U (ko) | 전자 기기용 케이스 | |
KR850009742U (ko) | 전자 기기용 케이스 | |
FR2550012B1 (fr) | Dispositif a circuits integres a semi-conducteurs | |
DK600085A (da) | Integreret kredsloeb | |
KR850007157A (ko) | 반도체 집적 회로장치 | |
FR2553944B1 (fr) | Circuit protecteur de circuits integres | |
DK300683A (da) | Fikseringskredsloeb | |
DE3485592D1 (de) | Integrierte halbleiterschaltungsanordnung. | |
KR870007556A (ko) | 고속 집적회로 취급기 | |
FR2553542B1 (fr) | Circuit integre a semi-conducteurs | |
DE3486077T2 (de) | Integrierte halbleiterschaltungsanordnung. | |
DE3481958D1 (de) | Integrierte halbleiterschaltungsanordnung. | |
DE3482084D1 (de) | Integrierte schaltung. | |
FR2552590B1 (fr) | Support de boitier de circuit integre | |
ES535167A0 (es) | Perfeccionamientos en circuitos integrados | |
KR850002684A (ko) | 대규모 집적회로(lsi) | |
DK85785A (da) | Squelch-kredsloeb | |
GB8431534D0 (en) | Semiconductor integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 19950506 Year of fee payment: 6 |
|
LAPS | Lapse due to unpaid annual fee |