KR850000359B1 - In-phase voltage elimination circuit for hall element - Google Patents

In-phase voltage elimination circuit for hall element Download PDF

Info

Publication number
KR850000359B1
KR850000359B1 KR1019810002936A KR810002936A KR850000359B1 KR 850000359 B1 KR850000359 B1 KR 850000359B1 KR 1019810002936 A KR1019810002936 A KR 1019810002936A KR 810002936 A KR810002936 A KR 810002936A KR 850000359 B1 KR850000359 B1 KR 850000359B1
Authority
KR
South Korea
Prior art keywords
output
hool
control current
phase voltage
terminal
Prior art date
Application number
KR1019810002936A
Other languages
Korean (ko)
Other versions
KR830006696A (en
Inventor
구니히꼬 마쓰이
시케이 다나까
Original Assignee
가부시기가이샤 도시바
사바 쇼오이찌
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가부시기가이샤 도시바, 사바 쇼오이찌 filed Critical 가부시기가이샤 도시바
Publication of KR830006696A publication Critical patent/KR830006696A/en
Application granted granted Critical
Publication of KR850000359B1 publication Critical patent/KR850000359B1/en

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R21/00Arrangements for measuring electric power or power factor
    • G01R21/08Arrangements for measuring electric power or power factor by using galvanomagnetic-effect devices, e.g. Hall-effect devices
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R33/00Arrangements or instruments for measuring magnetic variables
    • G01R33/02Measuring direction or magnitude of magnetic fields or magnetic flux
    • G01R33/06Measuring direction or magnitude of magnetic fields or magnetic flux using galvano-magnetic devices
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01DMEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE; ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVERED IN A SINGLE OTHER SUBCLASS; TARIFF METERING APPARATUS; MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR
    • G01D5/00Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable
    • G01D5/12Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable using electric or magnetic means
    • G01D5/14Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable using electric or magnetic means influencing the magnitude of a current or voltage
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R17/00Measuring arrangements involving comparison with a reference value, e.g. bridge
    • G01R17/02Arrangements in which the value to be measured is automatically compared with a reference value
    • G01R17/06Automatic balancing arrangements

Abstract

An in-phase voltage elimination circuit in which a Hall element has first and second control current input terminals and first and second output terminals, the first and second control current input terminals fed with a control current and the first output terminals connected to one input terminal of an operational amplifier. The other output of the operational amplifier is connected to one of the first and second control current input termianls. A Hall output is produced at the second output terminal of the Hall element.

Description

호올(Hall)소자의 동상 전압제거 회로In-phase voltage elimination circuit of Hall element

제1도는 종래의 호올 소자를 사용한 가우스 미터의 구성을 표시하는 도면,1 is a view showing the configuration of a Gaussian meter using a conventional hool element,

제2도는 본 발명의 1실시예의 가우스 미터의 구성을 표시하는 도면,2 is a diagram showing the configuration of a Gaussian meter according to an embodiment of the present invention;

제3도는 본 발명의 다른 실시예의 전력계의 구성을 표시하는 도면이다.3 is a diagram showing the configuration of a power meter according to another embodiment of the present invention.

본 발명은 호올(Hall) 소자의 동상 전압제거회로에 관한 것이다. 종래부터 호올 소자에 제어전류를 인가하는 수단으로서, 정전(正電)압원 방식과 정전류원 방식이 있으나, 호올소자의 내부저항이 온도나 자장의 강도에 따라 변하기 때문에, 고정밀도를 요하는 장치에서는 정전류원 방식이 일반적으로 이용되고 있다.The present invention relates to an in-phase voltage removing circuit of a Hall element. Conventionally, as a means for applying a control current to a hool element, there are a static pressure source method and a constant current source method. However, since the internal resistance of the hool element changes with temperature or the strength of a magnetic field, in a device requiring high precision, The constant current source method is generally used.

제1도는 정전류 원방식을 사용한 종래의 가우스미터의 구성예를 표시하고 있다. (1)은 호올 소자이고, 그 제어 전류단자(1a), (1b)간에 정전류원(2)를 접속하고 있다. 호올소자(1)의 출력단자(1c), (1d)는 잘 알려진 바와 같이 신호전 전압(호올 출력전압)이외의 동상전압을 가진다. 이것을 위하여 동상 전압을 제거하기 위하여, 2개의 연산증폭기 OP1, OP2를 사용한 완전차동 방식의 고입력 임피이던스 버퍼(buffer 증폭 회로(3)에 호올소자(1)의 출력단자(1c), (1d)를 접속하고, 이 버퍼 증폭회로(3)의 평형 출력 전압을 연산 증폭기 OP3를 사용한 차동입력, 싱글출력방식의 차동증폭회(4)를 개재하여 미터(5)에 인도하도록 하고 있다.1 shows an example of the configuration of a conventional Gauss meter using a constant current source method. (1) is a Hool element, and the constant current source 2 is connected between the control current terminals 1a and 1b. The output terminals 1c and 1d of the arc element 1, as is well known, have an in-phase voltage other than the signal voltage (the arc output voltage). For this purpose, in order to remove the in-phase voltage, the output terminals 1c and 1d of the element 1 to the fully input high-impedance buffer buffer amplifier circuit 3 using two operational amplifiers OP 1 and OP 2 are used. ) to which is connected, and to lead to a buffer amplifier circuit 3, the equilibrium output voltage of the differential operational amplifier OP with an input 3, a meter (5 via a differential amplification time (4) of the single output type) of the.

이 경우에 있어서 호올소자(1)의 동상성분이 오차가 되지 않도록 높은 CMRR(동상성분 제거비)를 얻기 위하여, 저항 R1~R4는 R1·R4=R2·R3를 만족해야 한다. 그것을 위해서는 이들의 저항을 가변저항으로서 조정가능하게 하거나, 고정밀도의 저항을 사용하는 것이 필요하다.In this case, the resistors R 1 to R 4 must satisfy R 1 · R 4 = R 2 · R 3 in order to obtain a high CMRR (phase component removal ratio) so that the in-phase component of the homo element 1 does not become an error. . For this purpose, it is necessary to make these resistances adjustable as a variable resistance, or to use a high precision resistance.

이와같이 종래의 호올 단자를 사용한 장치에서는 고정밀도의 측정을 실시하기에는 상당히 복잡한 회로가 필요하고, 또 가변저항이나 정밀저항을 필요로 하기 때문에 장치전체가 비싸지는 결점이 있다.As described above, in the conventional apparatus using the hool terminal, a highly complicated circuit is required to perform high-precision measurements, and a variable resistor or a precision resistor is required, and thus the entire apparatus is expensive.

본 발명은 상기의 점을 고려하여 차동 증폭회로를 사용하여 호올 소자의 동상 전압을 제거하고, 가우스미터등의 장치를 간단하고 저렴한 구성으로 하고, 또한 고정밀도의 측정을 가능케하는 호올소자의 동상 전압제거회로를 제공하는 것이다.In view of the above, the present invention eliminates the in-phase voltage of a hool element by using a differential amplification circuit, makes a simple and inexpensive configuration of a device such as a Gaussian, and also enables the measurement of the in-phase voltage of a hool element. It is to provide a removal circuit.

본 발명에 있어서는 고이득 직류증폭기인 연산 증폭기의 한쪽의 입력단을 접지했을 때, 다른 쪽의 입력단이 이른바 가상적접지(imaginary-short)가 되는 것을 이용해서 호올소자의 출력단자의 한쪽을 가상접적지로 하고, 다른쪽에서 호올출력전압을 취출하도록 한다.In the present invention, when one input terminal of an operational amplifier, which is a high-gain DC amplifier, is grounded, one of the output terminals of the hool element is converted into a virtual ground by using what is called an imaginary-short. And take out the output voltage from the other side.

본 발명의 1실시예의 가우스 미터를 제2도에 표시한다. (11)이 호올단자이고, 그 제1의 제어전류단자(11a)는 정전류원(12)에, 제2의 제어전류단자(11b)는 연산 증폭기 OP11의 출력단에 각각 접속하고 있다. 연산 증폭기 OP11의 비반전 입력단은 접지되고, 반전입력단에 호올소자(11)의 제1의 출력단자(11c)를 접속하고 있다. 그리고, 호올소자(11)의 제2의 출력 단자(11d)에서 얻어지는 호올출력전압을 연산 증폭기 OP12와 저항 R11, R12로 구성되는 비반전증폭회로(13)을 개재하여 미터(14)로 인도하도록 하고 있다.A Gaussian meter of one embodiment of the present invention is shown in FIG. 11 is hool terminal, and that the first control current terminal (11a) has a constant current source 12, a second control current terminal (11b) of each connected to the output terminal of the operational amplifier OP 11. The non-inverting input terminal of the operational amplifier OP 11 is grounded, and the first output terminal 11c of the arc element 11 is connected to the inverting input terminal. Then, the meter 14 is connected to the arc output voltage obtained at the second output terminal 11d of the arc element 11 through the non-inverting amplifier circuit 13 composed of the operational amplifier OP 12 and the resistors R 11 and R 12 . To lead to.

이러한 구조로 하면, 정전류원(12)로부터 유출한 전류는 호올소자(11)에 제어전류로서 흐른후, 연산 증폭기 OP11에 흡입된다. 그리고 연산 증폭기 OP11은 비반전 입력단 이 접지전위에 있으므로, 반진입력단도 가상적접지가 되고, 따라서 호올소자(11)의 제1의 출력단자(11c)도 접지전위가 된다. 이렇게 호올소자(11)의 제2의 출력단자(11d)로 부터는 자동적으로 동상성분이 제거된 호올출력전압만이 얻어지기 때문에, 이것을 통상의 비반전증폭회로(13)에 의하여 취출할 수가 있다.With this structure, the current flowing out from the constant current source 12 flows into the homo element 11 as a control current, and is then sucked into the operational amplifier OP 11 . In the operational amplifier OP 11, since the non-inverting input terminal is at the ground potential, the anti-inverting input terminal is also virtually grounded, and thus the first output terminal 11c of the arc element 11 also becomes the ground potential. Thus, since only the hool output voltage from which the in-phase component is automatically removed from the second output terminal 11d of the hool element 11 can be taken out by the normal non-inverting amplifier circuit 13.

따라서 본 발명에 의하면, 다음과 같은 효과를 얻을 수 있다.Therefore, according to the present invention, the following effects can be obtained.

(1) 호올 소자의 1개의 출력 단자를 가상적 접지, 상태로 하기 때문에, 차동 증폭회로를 사용할 필요없이 자동적으로 동상성분을 제거할 수 있고, 따라서 회로구성이 간단해 진다.(1) Since one output terminal of the homo element is virtually grounded, the in-phase component can be automatically removed without using a differential amplifier circuit, thereby simplifying the circuit configuration.

(2) 같은 이유에서 종래와 같이 동상전압을 제거하기 위하여 가변저항이나 정밀저항을 사용할 필요가 없고 장치가 싸진다.(2) For the same reason, it is not necessary to use a variable resistor or precision resistor to remove in-phase voltage as in the prior art, and the apparatus is cheap.

(3) 접지 전위를 기준으로하여 신호전압을 취출하기 위하여 증폭회로의 설계도 쉬워진다.(3) The design of the amplifying circuit can also be facilitated to extract the signal voltage based on the ground potential.

(4) 호올 소자의 1개의 출력단자를 가상적접지 하기 때문에 제어 전류로서 교류를 사용했을 경우 , 종래 방식과 비교해서 동일전압으로는 약 2배의 제어 전류를 보낼 수 있다. 다시 말하면 약 2배의 감도를 지니게 할 수 있는 것이다.(4) Since one output terminal of the Hool element is virtually grounded, when an alternating current is used as the control current, the control voltage can be approximately doubled with the same voltage as compared with the conventional method. In other words, it can be about twice the sensitivity.

제3도는 본 발명을 교류전력계에 응용한 실시예이다. 제2도와 서로 대응되는 부분에는 제 2도와 동일 부호로 표시한다. 교류전압 VL은 트랜스(21)을 개재하여, 연산 증폭기 OP13과 저항 R13으로 구성되는 전류원회로(22)에 의하여 VL에 비례되는 전류로 변환되어 호올소자(11)에 제어전류로서 공급한다. 한편 부하전류IL은 페라이트 코어(ferrite-core)(23)에 의하여 그 크기가 비례한 자장 B로 변환되어 호올소자(11)에 인가된다. 이 결과로 VL와 IL의 적(積)에 비례되는 호올 출력전압, 즉 전력치가 출력단자(11d)에서 취출 되게 된다.3 is an embodiment in which the present invention is applied to an AC power meter. Parts corresponding to those of FIG. 2 are denoted by the same reference numerals as those of FIG. The AC voltage V L is converted into a current proportional to V L by a current source circuit 22 composed of an operational amplifier OP 13 and a resistor R 13 via a transformer 21, and is supplied as a control current to the arc element 11. do. On the other hand, the load current I L is converted into a magnetic field B whose magnitude is proportional by a ferrite core 23 and is applied to the homo element 11. As a result, a homo output voltage, that is, a power value proportional to the product of V L and I L is taken out from the output terminal 11d.

이상과 같이 본 발명에 의하면, 연산증폭기의 특질을 이용하여 호올소자의 동상전압을 간단하고 효과적으로 제거하고, 이로 인해 호올소자류 사용한 각종 장치의 구성의 간략화, 저가격화를 도모할 수 있다.As described above, according to the present invention, by using the characteristics of the operational amplifier, the in-phase voltage of the hool element can be easily and effectively removed, thereby simplifying the configuration and reducing the cost of various devices using the hool element.

Claims (1)

호올소자(11)의 제1및 제2의 제어 전류단자(11a), (11b) 사이에 정전류원(12)에서 제어전류를 인가하고, 제1및 제2의 출력단자(11c), (11d)에서 호올 출력 전압을 취출하도록 한 호올 소자의 동상 전압제거회로에 있어서, 상기 호올 소자(11)의 제 2의 제어 전류단자(11b)를 연산 증폭기(OP11)의 출레단에 각각 접속하고, 상기 연산 증폭기(OP11)의 비반전 입력단을 접지 전위에 접속하고, 또한 반전 입력 단자를 상기 호올소자 (11)의 제1의 출력단자(11C)에 접속하여, 상기 호올소자(11)의 제2의 출력 단자에서 호올 출력 전압을 꺼내도록 구성한 것을 특징으로 하는 호올 소자의 동상 전압 제거회로.The control current is applied from the constant current source 12 between the first and second control current terminals 11a and 11b of the arc element 11, and the first and second output terminals 11c and 11d are provided. In the in-phase voltage removing circuit of a hool element in which a hool output voltage is taken out), the second control current terminal 11b of the hool element 11 is connected to the output end of the operational amplifier OP 11 , respectively. The non-inverting input terminal of the operational amplifier OP 11 is connected to the ground potential, and the inverting input terminal is connected to the first output terminal 11 C of the hool element 11 to connect the An in-phase voltage removing circuit of a hool element, characterized in that it is configured to take out a hool output voltage from a second output terminal.
KR1019810002936A 1980-11-26 1981-08-12 In-phase voltage elimination circuit for hall element KR850000359B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP55166409A JPS5790176A (en) 1980-11-26 1980-11-26 In-phase voltage removing circuit for hall element
JP166409 1980-11-26

Publications (2)

Publication Number Publication Date
KR830006696A KR830006696A (en) 1983-10-06
KR850000359B1 true KR850000359B1 (en) 1985-03-22

Family

ID=15830878

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019810002936A KR850000359B1 (en) 1980-11-26 1981-08-12 In-phase voltage elimination circuit for hall element

Country Status (2)

Country Link
JP (1) JPS5790176A (en)
KR (1) KR850000359B1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0235460U (en) * 1988-08-30 1990-03-07
JPH0814616B2 (en) * 1989-05-22 1996-02-14 三菱電機株式会社 Hall element device
JP6144515B2 (en) * 2013-03-27 2017-06-07 旭化成エレクトロニクス株式会社 Hall element drive circuit
JP2015078949A (en) * 2013-10-18 2015-04-23 旭化成エレクトロニクス株式会社 Hall electromotive force signal detection circuit

Also Published As

Publication number Publication date
KR830006696A (en) 1983-10-06
JPS6324268B2 (en) 1988-05-19
JPS5790176A (en) 1982-06-04

Similar Documents

Publication Publication Date Title
US5515001A (en) Current-measuring operational amplifier circuits
US4060715A (en) Linearized bridge circuitry
US4091333A (en) Transconductance amplifier circuit
US3227953A (en) Bridge apparatus for determining the input resistance and beta figure for an in-circuit transistor
KR850000359B1 (en) In-phase voltage elimination circuit for hall element
US4528499A (en) Modified bridge circuit for measurement purposes
USRE28851E (en) Current transformer with active load termination
JP2862296B2 (en) Voltage applied current measuring device and current applied voltage measuring device
US3577072A (en) Bridge circuit for differentially measuring capacitance
KR850000358B1 (en) In-phase voltage elimination circuit for hall element
US3416076A (en) Voltage regulating means for impedance bridge measuring circuits
US2476384A (en) Unbalanced bridge compensation
JP3999303B2 (en) Current detector
SU1170378A1 (en) Two-terminal network voltage-current characteristic meter
US4123721A (en) Bias current compensated operational amplifier circuit
SU981897A1 (en) Inductive voltage divider
JPH08320346A (en) Coulombmeter
KR910009926B1 (en) Means power detecting circuit using hall cell
SU1178207A1 (en) Device for measuring magnetic field
JPS582085A (en) Hall element device
SU855512A1 (en) Device for measuring consumption of current
SU1628011A1 (en) Device for measuring specific resistance of semiconductor material
SU1185271A1 (en) Apparatus for measuring current follower gain factor
SU1760374A1 (en) Device for measuring temperature
JP2576235Y2 (en) Voltage or current measuring device