KR20240167917A - 오더링 제약 액세스 동작들을 핸들링하기 위한 기술 - Google Patents
오더링 제약 액세스 동작들을 핸들링하기 위한 기술 Download PDFInfo
- Publication number
- KR20240167917A KR20240167917A KR1020247036464A KR20247036464A KR20240167917A KR 20240167917 A KR20240167917 A KR 20240167917A KR 1020247036464 A KR1020247036464 A KR 1020247036464A KR 20247036464 A KR20247036464 A KR 20247036464A KR 20240167917 A KR20240167917 A KR 20240167917A
- Authority
- KR
- South Korea
- Prior art keywords
- access
- instruction
- ordering
- data values
- memory address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/3012—Organisation of register space, e.g. banked or distributed register file
- G06F9/3013—Organisation of register space, e.g. banked or distributed register file according to data content, e.g. floating-point registers, address registers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
- G06F9/30043—LOAD or STORE instructions; Clear instruction
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
- G06F9/3016—Decoding the operand specifier, e.g. specifier format
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
- G06F9/3834—Maintaining memory consistency
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB2205110.6A GB2617551B (en) | 2022-04-07 | 2022-04-07 | Technique for handling ordering constrained access operations |
| GB2205110.6 | 2022-04-07 | ||
| PCT/GB2023/050589 WO2023194702A1 (en) | 2022-04-07 | 2023-03-13 | Technique for handling ordering constrained access operations |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR20240167917A true KR20240167917A (ko) | 2024-11-28 |
Family
ID=81653133
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020247036464A Pending KR20240167917A (ko) | 2022-04-07 | 2023-03-13 | 오더링 제약 액세스 동작들을 핸들링하기 위한 기술 |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US20250190217A1 (https=) |
| EP (1) | EP4505292B1 (https=) |
| JP (1) | JP2025511310A (https=) |
| KR (1) | KR20240167917A (https=) |
| CN (1) | CN118974699A (https=) |
| GB (1) | GB2617551B (https=) |
| IL (1) | IL315456A (https=) |
| TW (1) | TW202340938A (https=) |
| WO (1) | WO2023194702A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2701463A (en) * | 2024-10-15 | 2026-04-29 | Arm Ltd | Masked load/store instruction for gpu |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5201039A (en) * | 1987-09-30 | 1993-04-06 | Mitsubishi Denki Kabushiki Kaisha | Multiple address-space data processor with addressable register and context switching |
| US5887183A (en) * | 1995-01-04 | 1999-03-23 | International Business Machines Corporation | Method and system in a data processing system for loading and storing vectors in a plurality of modes |
| US6704833B2 (en) * | 2002-01-04 | 2004-03-09 | Hewlett-Packard Development Company, L.P. | Atomic transfer of a block of data |
| GB2549239A (en) * | 2014-11-13 | 2017-10-18 | Advanced Risc Mach Ltd | Context sensitive barriers in data processing |
| US10379855B2 (en) * | 2016-09-30 | 2019-08-13 | Intel Corporation | Processors, methods, systems, and instructions to load multiple data elements to destination storage locations other than packed data registers |
| US20190065199A1 (en) * | 2017-08-31 | 2019-02-28 | MIPS Tech, LLC | Saving and restoring non-contiguous blocks of preserved registers |
-
2022
- 2022-04-07 GB GB2205110.6A patent/GB2617551B/en active Active
-
2023
- 2023-03-13 EP EP23711543.1A patent/EP4505292B1/en active Active
- 2023-03-13 JP JP2024558321A patent/JP2025511310A/ja active Pending
- 2023-03-13 CN CN202380031691.9A patent/CN118974699A/zh active Pending
- 2023-03-13 US US18/853,552 patent/US20250190217A1/en active Pending
- 2023-03-13 IL IL315456A patent/IL315456A/en unknown
- 2023-03-13 KR KR1020247036464A patent/KR20240167917A/ko active Pending
- 2023-03-13 WO PCT/GB2023/050589 patent/WO2023194702A1/en not_active Ceased
- 2023-04-06 TW TW112112848A patent/TW202340938A/zh unknown
Also Published As
| Publication number | Publication date |
|---|---|
| US20250190217A1 (en) | 2025-06-12 |
| WO2023194702A1 (en) | 2023-10-12 |
| CN118974699A (zh) | 2024-11-15 |
| GB2617551A (en) | 2023-10-18 |
| EP4505292B1 (en) | 2026-04-29 |
| GB2617551B (en) | 2024-08-28 |
| JP2025511310A (ja) | 2025-04-15 |
| TW202340938A (zh) | 2023-10-16 |
| IL315456A (en) | 2024-11-01 |
| EP4505292A1 (en) | 2025-02-12 |
| GB202205110D0 (en) | 2022-05-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10776112B2 (en) | Performing an operation absent host intervention | |
| US9195786B2 (en) | Hardware simulation controller, system and method for functional verification | |
| US5860126A (en) | Controlling shared memory access ordering in a multi-processing system using an acquire/release consistency model | |
| KR102743540B1 (ko) | 메모리와 복수의 벡터 레지스터와의 사이에서 복수의 데이터 구조체를 전송하는 장치 및 방법 | |
| KR20180136976A (ko) | 자격 메타데이터에 대해 연산을 행하는 장치 및 방법 | |
| US11119778B2 (en) | Apparatus and method for controlling execution of instructions | |
| JP5318197B2 (ja) | ホストデータ処理装置内におけるデバイスエミュレーションのサポート | |
| JP2023512502A (ja) | ケイパビリティベースの処理のための装置及び方法 | |
| EP4505292B1 (en) | Technique for handling ordering constrained access operations | |
| JPH07120318B2 (ja) | アクセス及び欠陥論理信号を用いて主メモリユニットを保護する装置及び方法 | |
| US20070156386A1 (en) | Linearization of page based memory for increased performance in a software emulated central processing unit | |
| US12124699B2 (en) | Processing device for handling misaligned data | |
| JP2883488B2 (ja) | 命令処理装置 | |
| CN120359502A (zh) | 用于执行转换表条目加载/存储操作的装置、方法和计算机程序 | |
| TW202536637A (zh) | 標籤非保留寫入操作 | |
| JP2023549315A (ja) | 範囲指定子に基づくフィルタリング | |
| JPH05210592A (ja) | 多重仮想空間におけるアドレス変換方法 | |
| JP2005056019A (ja) | 情報処理装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0105 | International application |
St.27 status event code: A-0-1-A10-A15-nap-PA0105 |
|
| R17-X000 | Change to representative recorded |
St.27 status event code: A-3-3-R10-R17-oth-X000 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| P11 | Amendment of application requested |
Free format text: ST27 STATUS EVENT CODE: A-2-2-P10-P11-NAP-X000 (AS PROVIDED BY THE NATIONAL OFFICE) |
|
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13 | Application amended |
Free format text: ST27 STATUS EVENT CODE: A-2-2-P10-P13-NAP-X000 (AS PROVIDED BY THE NATIONAL OFFICE) |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |