KR20160149733A - Chip embedded printed circuit board and fabrication method thereof - Google Patents
Chip embedded printed circuit board and fabrication method thereof Download PDFInfo
- Publication number
- KR20160149733A KR20160149733A KR1020150087291A KR20150087291A KR20160149733A KR 20160149733 A KR20160149733 A KR 20160149733A KR 1020150087291 A KR1020150087291 A KR 1020150087291A KR 20150087291 A KR20150087291 A KR 20150087291A KR 20160149733 A KR20160149733 A KR 20160149733A
- Authority
- KR
- South Korea
- Prior art keywords
- pad
- chip
- chip package
- printed circuit
- circuit board
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4697—Manufacturing multilayer circuits having cavities, e.g. for mounting components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/023—Reduction of cross-talk, noise or electromagnetic interference using auxiliary mounted passive components or auxiliary substances
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
BACKGROUND OF THE INVENTION 1. Field of the Invention [0001] The present invention relates to a chip-embedded printed circuit board and a manufacturing method thereof, and more particularly, to a chip-embedded printed circuit board and a method of manufacturing the same.
2. Description of the Related Art As electronic products such as mobile terminals have become more sophisticated, multifunctional, and miniaturized, technologies for incorporating chips into printed circuit boards have attracted attention. In the prior art in which chips are mounted on the surface of a printed circuit board, there is a problem that the total module thickness becomes thick due to the chip thickness and the surface area on which the chip is mounted can not be utilized. However, Not only can it be reduced, but also the surface utilization can be improved.
On the other hand, when a chip is embedded in a printed circuit board, if a defect occurs in a subsequent process for manufacturing a printed circuit board, there is a problem that an expensive chip must be discarded. In addition, since the printed circuit board is usually formed of a resin material such as phenol or epoxy and the chip embedded therein is formed of a semiconductor material such as silicon, the thermal expansion coefficient, flexibility, and other mechanical properties Problems such as delamination and cracks are likely to occur. This problem may be more serious in the case of a flexible circuit board that has been used recently.
In addition, a process using a laser is used in a process of forming a via hole in a printed circuit board for electrical connection between an embedded chip and the outside of the chip. In this process, the chip is damaged by laser irradiation There is a concern.
These problems cause a decrease in manufacturing yield and durability of the chip-embedded printed circuit board, which in turn increases the manufacturing cost. Therefore, there is a demand for improvement of the structure and manufacturing method of the chip-embedded printed circuit board.
SUMMARY OF THE INVENTION It is an object of the present invention to provide a chip-embedded printed circuit board having excellent manufacturing yield and durability and a method of manufacturing the same.
It is another object of the present invention to provide a chip-embedded printed circuit board and a method of manufacturing the chip-embedded printed circuit board, which are particularly suitable for application to a chip embedded type flexible circuit board.
According to an aspect of the present invention, there is provided a chip-embedded printed circuit board including a substrate body and a chip package embedded in the substrate body, the chip package including a chip die having a first pad, And a re-wiring layer having a chip molding portion surrounding the chip die and a second pad electrically connected to the first pad to expose the first pad, And a third pad electrically connected thereto. The substrate body may further include vias electrically connected to the second pad and the third pad.
In some embodiments of the present invention, the second pad includes a fan-out portion extending outwardly of the chip die, and a via electrically connecting the second pad and the third pad is electrically connected to the second Pad.
In addition, the chip die may have a thickness of 120 탆 or less.
The chip-embedded printed circuit board according to another embodiment of the present invention includes a chip package in which a molding part is formed such that a first pad of a chip die is exposed, and a substrate body part in which the chip package is embedded, Wherein the chip package is embedded in the substrate body portion such that the first pad is electrically coupled to the second pad and the second pad comprises a fan-out portion extending outwardly of the chip die .
The fan-out portion may further include a third pad extending outside the chip package and electrically connected to the second pad through a via, the via extending outwardly of the chip package of the fan- Portion of the second pad.
In some embodiments of the present invention, the rewiring layer may be a layered structure in which a plurality of layers including a conductive pattern are laminated. The chip package and / or the substrate body portion may be formed of a flexible material, and the chip package may be a flexible package capable of bending to a radius of curvature of 100 mm or less, and the substrate body portion may be flexible Substrate.
According to another aspect of the present invention, there is provided a method of embedding a chip in a printed circuit board, comprising: forming a molding part to expose a first pad of a chip die and performing primary packaging; Forming a re-wiring layer on the exposed surface of the first pad to form a chip package, wherein the re-wiring layer includes a second pad contacting at least a portion of the first pad, Comprising: a fan-out portion extending outwardly of the chip die; Disposing the chip package on a support; Embedding a chip package by covering the cover part on the chip package; Forming a via hole to communicate with a second pad of the embedded chip package; And filling the via hole with a conductive material to form a via and forming a third pad.
Here, the via hole may be formed by a laser and formed on a fan-out portion of the second pad.
A method of embedding a chip according to another embodiment of the present invention in a printed circuit board includes the steps of embedding a chip package having a molding part on a printed circuit board so that a first pad of the chip die is exposed, Forming an included re-wiring layer; Disposing the chip package on the rewiring layer such that the first pad and the second pad are in contact at least in part and the second pad extends outwardly of the chip die step; Embedding a chip package by covering the cover part on the chip package; Forming a via hole to communicate with a second pad of the embedded chip package; And filling the via hole with a conductive material to form a via and forming a third pad.
According to the present invention, it is possible to provide a chip-embedded printed circuit board excellent in manufacturing yield and durability by first packaging a chip and then embedding the chip in a printed circuit board. Specifically, there is an effect of minimizing peeling or cracking due to mismatch of thermal expansion coefficient, flexibility, and other mechanical properties between the material of the printed circuit board and the chip material during the subsequent printed circuit board manufacturing process.
In addition, a redistribution layer (RDL) connected to the bonding pads of the chip is formed in a fan-out shape, so that a built-in chip is electrically connected to the printed circuit board There is an effect that the damage of the chip by the laser irradiation is minimized in the process of forming the via hole.
In addition, the re-wiring layer connected to the bonding pads of the chip has the effect of embedding a chip having a fine pattern into the printed circuit board so that electrical connection with the outside is difficult by a via hole forming technique using a laser.
BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 is a schematic cross-sectional view of a chip package according to the present invention which is firstly packaged for embedding in a printed circuit board.
2 is a schematic cross-sectional view of a chip package having a strained rewiring layer;
Figures 3A-3F are exemplary fabrication flowcharts of a chip package according to the present invention.
4 is a schematic cross-sectional view of a chip-embedded printed circuit board according to a first embodiment of the present invention;
5A to 5D are flow charts of manufacturing the chip-embedded printed circuit board of FIG.
6 is a schematic cross-sectional view of a chip-embedded printed circuit board according to a second embodiment of the present invention;
7A to 7D are a manufacturing flowchart of the chip-embedded printed circuit board of FIG. 6;
8 is a schematic cross-sectional view of a chip-embedded printed circuit board according to a third embodiment of the present invention;
9 is a schematic cross-sectional view of a chip-embedded printed circuit board according to a fourth embodiment of the present invention.
10 is a schematic sectional view of a chip-embedded printed circuit board according to a fifth embodiment of the present invention.
11A to 11D are flow charts of manufacturing a chip-embedded printed circuit board according to a fifth embodiment of the present invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings, but the present invention is not limited to or limited by the embodiments. In describing the various embodiments of the present invention, corresponding elements are denoted by the same names and the same reference numerals. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Hereinafter, the present invention will be described in detail with reference to the accompanying drawings.
The main feature of the present invention is that the chip is firstly packaged and then embedded in a printed circuit board.
1 is a schematic cross-sectional view of a
The chip die 110 may be a memory or non-memory device fabricated from an integrated circuit (IC) process from a semiconductor wafer such as silicon. A first pad (not shown) for electrical connection to the outside 111 may be formed. The
The
A redistribution layer (RDL) 130 may be formed on one surface of the chip die 110 and the
The
3A-3F are exemplary manufacturing flow diagrams of a
Next, a molding process is performed to form a chip molding part 120 (FIG. 3B). The molding process may be various molding processes such as film molding or compression molding. In particular, when a film molding process is used, a
After the molding process, the
Next, a process of separating the
When the
Next, the
1 to 3, the structure of the
4 is a schematic cross-sectional view of a printed
The
Figs. 5A to 5D are flowcharts of manufacturing the chip-embedded printed circuit board of Fig. 5A is a plan view of a
Next, a via
5D is a step of filling the via
6 is a schematic cross-sectional view of a chip-embedded printed
A manufacturing flow chart of the chip-embedded printed
Next, a via
7D is a step of filling the via
4 and 6 illustrate a structure in which the
9, the
On the other hand, the re-wiring layer can be formed in the substrate body portion without being formed in the
10, a chip-embedded printed
The substrate
The via 420 electrically connects the
11A to 11D are a manufacturing flowchart of the chip-embedded printed
Next, the
A
11D is a step of filling the via
10 and 11, a
According to the above-described chip-embedded printed circuit board according to the present invention, since chips are firstly packaged and then embedded in a printed circuit board, the subsequent printed circuit board manufacturing process, such as the process of forming the cover portion of the substrate main body, It is possible to suppress the occurrence of chip damage, interface delamination, cracking, and the like due to mechanical stress between the substrate main body portion and the chip. In the case of flexible printed circuit boards, the problem due to such mechanical stresses can be particularly serious, and the present invention is particularly suitable for flexible printed circuit boards.
The present invention can be usefully applied to the manufacture of chip-embedded flexible printed circuit boards having conformal bending properties. Conformal bending characteristics refer to bending characteristics with substantially the same radius of curvature. In order to be able to have such characteristics, both the embedded chip and the substrate body should not only have excellent bending characteristics, but also cause damage to the chip due to mechanical stress between the two, It should be able to prevent interface delamination and cracking. In this respect, it may be helpful to package the chip first and then embed it in the substrate body portion. For conformal bending characteristics, the chip die used in the present invention may have a thickness of 120 탆 or less, and the chip package may be a flexible package capable of bending to a radius of curvature of 100 mm or less, and the substrate body portion may have a radius of curvature Which is a flexible substrate.
The present invention also relates to a method of manufacturing a printed circuit board by forming a re-wiring layer in a fan-out shape and forming a via hole of a printed circuit board on a fan-out portion, Can be minimized. According to some embodiments of the present invention, the rewiring layer may be formed on the substrate body portion instead of the chip package. In this case, since the fan-out portion can be extended to the outside of the chip package, there is a process in which the via hole forming process becomes easier.
In addition, the re-wiring layer connected to the bonding pads of the chip has the effect of embedding a chip having a fine pattern into the printed circuit board so that electrical connection with the outside is difficult by a via hole forming technique using a laser.
While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention. For example, in the embodiments of the present invention, the third pad and the second pad are connected through a single via. However, a multi-layered rewiring layer may be formed between the second pad and the third pad, Can be formed. Also, the re-wiring layer is described as being formed on either the chip package or the substrate body portion, but it may be formed on both. Accordingly, the scope of protection of the present invention should be determined by the description of the claims and their equivalents.
100, 900: Chip package
110: chip die
111: first pad
120: chip molding part
130, 813: rewiring layer
140, 840: the second pad
141, 841: Fan-
142, 842: a fan-out section
210: first carrier
220: First release tape
310: second carrier
320: second release tape
400, 500, 600, 700, 800: embedded printed circuit board
410, and 810:
411, 811:
412 and 812:
420: Via
421:
430: Third pad
Claims (16)
A chip package embedded in the substrate main body portion;
Lt; / RTI >
The chip package includes:
A re-wiring layer having a chip die on which a first pad is formed, a chip molding portion surrounding the chip die to expose the first pad, and a second pad electrically connected to the first pad,
Wherein the substrate body portion includes a third pad electrically connected to the second pad of the chip package.
Wherein the substrate body portion further comprises a via,
And the second pad and the third pad are electrically connected through the via.
Wherein the second pad comprises a fan-out portion extending outwardly of the chip die,
Wherein the via is connected to the second pad in the fan-out portion.
Wherein the chip die has a thickness of 120 占 퐉 or less.
A substrate main body portion in which the chip package is embedded;
A printed circuit board comprising:
Wherein the substrate body portion includes a rewiring layer having a second pad formed thereon,
Wherein the chip package is embedded in the substrate main body portion such that the first pad is electrically connected to the second pad,
Wherein the second pad comprises a fan-out portion extending outwardly of the chip die.
Wherein the fan-out portion extends outside the chip package.
Further comprising a third pad electrically connected to the second pad via a via,
Wherein the via is in contact with the second pad through a portion extending outwardly of the chip package of the fan-out portion.
Wherein the re-wiring layer is a layered structure in which a plurality of layers including a conductive pattern are laminated.
Wherein the chip package is a flexible package.
Wherein the substrate body portion is a flexible substrate.
The chip package is a flexible package that can be bent to a radius of curvature of less than 100 mm,
Wherein the substrate main body portion is a flexible substrate that can be bent to a radius of curvature of 300 mm or less.
Forming a molding part to expose a first pad of the chip die and performing primary packaging;
Forming a re-wiring layer on the exposed surface of the first pad to form a chip package, wherein the re-wiring layer includes a second pad contacting at least a portion of the first pad, Comprising: a fan-out portion extending outwardly of the chip die;
Disposing the chip package on a support;
Embedding a chip package by covering the cover part on the chip package;
Forming a via hole to communicate with a second pad of the embedded chip package; And
Filling the via hole with a conductive material to form a via and forming a third pad;
≪ / RTI >
Wherein the via hole is formed by a laser.
And the via hole is formed on the fan-out portion of the second pad.
Forming a redistribution layer including a second pad on the support;
Disposing the chip package on the redistribution layer such that the first pad and the second pad are in contact at least in part and the second pad extends outwardly of the chip die step;
Embedding a chip package by covering the cover part on the chip package;
Forming a via hole to communicate with a second pad of the embedded chip package; And
Filling the via hole with a conductive material to form a via and forming a third pad;
≪ / RTI >
Wherein the molding part is formed by film molding.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020150087291A KR20160149733A (en) | 2015-06-19 | 2015-06-19 | Chip embedded printed circuit board and fabrication method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020150087291A KR20160149733A (en) | 2015-06-19 | 2015-06-19 | Chip embedded printed circuit board and fabrication method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
KR20160149733A true KR20160149733A (en) | 2016-12-28 |
Family
ID=57724352
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020150087291A KR20160149733A (en) | 2015-06-19 | 2015-06-19 | Chip embedded printed circuit board and fabrication method thereof |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR20160149733A (en) |
-
2015
- 2015-06-19 KR KR1020150087291A patent/KR20160149733A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10056360B2 (en) | Localized redistribution layer structure for embedded component package and method | |
CN103077933B (en) | Three-dimensional chip integrates to wafer scale | |
US20090127682A1 (en) | Chip package structure and method of fabricating the same | |
US9064862B2 (en) | Semiconductor chips having a dual-layered structure, packages having the same, and methods of fabricating the semiconductor chips and the packages | |
JP2005033141A (en) | Semiconductor device, its manufacturing method, false wafer, its manufacturing method, and packaging structure of semiconductor device | |
TWI715970B (en) | Fan-out package with warpage reduction | |
TWI567894B (en) | Chip package | |
US8785297B2 (en) | Method for encapsulating electronic components on a wafer | |
KR101332859B1 (en) | Semiconductor package having one-layer substrate and, fan-out semiconductor package and method for manufacturing the same | |
JP2008210912A (en) | Semiconductor device and its manufacturing method | |
KR20130022821A (en) | Stacked package and method of manufacturing the same | |
US10840188B2 (en) | Semiconductor device | |
CN213936169U (en) | Secondary plastic package packaging structure | |
JP2016115711A (en) | Semiconductor package and manufacturing method of the same | |
JP2005005632A (en) | Chip-like electronic component, its manufacturing method, and its packaging structure | |
CN110828444B (en) | Semiconductor device and method for manufacturing the same | |
US9564391B2 (en) | Thermal enhanced package using embedded substrate | |
US8105877B2 (en) | Method of fabricating a stacked type chip package structure | |
KR20160149733A (en) | Chip embedded printed circuit board and fabrication method thereof | |
JP4337859B2 (en) | Semiconductor device | |
JP2016063002A (en) | Semiconductor device and method of manufacturing the same | |
US8513820B2 (en) | Package substrate structure and chip package structure and manufacturing process thereof | |
US20240170432A1 (en) | Semiconductor device | |
JP4337858B2 (en) | Semiconductor device | |
JP2004320059A (en) | Method for manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |