KR20130102820A - Operating method of encoding device and decoding device - Google Patents

Operating method of encoding device and decoding device Download PDF

Info

Publication number
KR20130102820A
KR20130102820A KR1020120023952A KR20120023952A KR20130102820A KR 20130102820 A KR20130102820 A KR 20130102820A KR 1020120023952 A KR1020120023952 A KR 1020120023952A KR 20120023952 A KR20120023952 A KR 20120023952A KR 20130102820 A KR20130102820 A KR 20130102820A
Authority
KR
South Korea
Prior art keywords
code blocks
code
code block
decoding
blocks
Prior art date
Application number
KR1020120023952A
Other languages
Korean (ko)
Inventor
김혁
전인산
김성민
구본태
Original Assignee
한국전자통신연구원
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 한국전자통신연구원 filed Critical 한국전자통신연구원
Priority to KR1020120023952A priority Critical patent/KR20130102820A/en
Publication of KR20130102820A publication Critical patent/KR20130102820A/en

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/3746—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35 with iterative decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/6306—Error control coding in combination with Automatic Repeat reQuest [ARQ] and diversity transmission, e.g. coding schemes for the multiple transmission of the same information or the transmission of incremental redundancy

Abstract

PURPOSE: Operating methods of an encoding device and a decoding device are provided to reduce the number of code block retransmission by attempting re-decoding with extra code blocks when decoding has failed. CONSTITUTION: An encoding device combines code blocks. Extra code blocks are generated by the combination (S120). The code blocks and extra code blocks are encoded (S130). The encoded code blocks and encoded extra code blocks are transmitted to a decoding device. The encoded code blocks and encoded extra code blocks are decoded (S140). [Reference numerals] (AA) Encoding device; (BB) Decoding device; (S110) Form pairs of code blocks; (S120) Form extra code blocks by synthesizing pairs of code blocks; (S130) Encode pairs of code blocks and extra code blocks, and transmit the blocks via wireless frequency; (S140) Decode the received code blocks; (S150) Re-encode code blocks fail to be encoded; (S160) Request re-transmittance of code blocks fail to be re-decoded

Description

Operation method of an encoding device and a decoding device {OPERATING METHOD OF ENCODING DEVICE AND DECODING DEVICE}

The present invention relates to wireless communication, and more particularly, to an operating method of an encoding device and a decoding device.

Wireless communication may transmit and receive information such as a signal, a code, a video voice, and the like through radio waves. In the process of transmitting and receiving wireless communication, a virtual transmission path existing between a transmitter and a receiver is called a wireless communication channel.

The wireless communication channel may contain various errors such as noise, interference, fading, and the like. Channel coding is a signal conversion process of a transmitter that enables a receiver to detect and correct errors occurring during wireless communication through a channel. Channel coding aims to improve bit error rate performance in channels with limited power or limited bandwidth.

Channel encoding includes an error detection code for detecting only an error occurring during transmission and an error correction code for error detection and correction. The error correction code includes a Hamming code without memory, a Reed-Solomon (RS) code or a Convolution code with a memory, a Turbo code, and the like.

Encoders are devices that perform channel encoding. The unit in which the encoders encode is called a code block. The code block may be encoded through encoders and transmitted to other wireless communication devices through a radio frequency. The wireless communication devices that receive the transmitted codeblocks can decode the received codeblocks.

Hybrid Automatic Repeat ReQuest (HARQ) is an advanced form of Automatic Repeat ReQuest (ARQ), which improves data transmission efficiency by reducing retransmission requirements to reduce error and loss of packets. Complex automatic retransmission can reduce the retransmission request by combining the retransmitted data and already stored data before the decoding process when the retransmission request of the data. Accordingly, the composite automatic retransmission system provides an improved performance wireless communication service.

An object of the present invention is to provide a method for operating an encoding device and a decoding device for improving transmission reliability in a composite automatic retransmission system.

In an operation method of an encoding apparatus and a decoding apparatus according to an embodiment of the present invention, the encoding apparatus synthesizes code blocks to form an extra code block, and the encoding apparatus encodes the code blocks and the extra code blocks. And transmitting, by the encoding apparatus, the encoded code blocks and the encoded extra code blocks to the decoding apparatus, wherein the decoding apparatus decodes the encoded code blocks and the encoded extra code blocks. And if the decoding apparatus fails to decode the coded code blocks and the coded extra code blocks, re-decoding. The re-decoding is performed based on the extra code blocks and the code blocks for which decoding is successful.

According to the present invention, if the decoding apparatus fails to decode coded code blocks, the decoding apparatus may attempt to re-decode using extra code blocks. Accordingly, a method of operating an encoding apparatus and a decoding apparatus, in which the number of retransmissions of code blocks is reduced and reliability of wireless communication is improved.

1 is a flowchart illustrating operations of an encoding apparatus and a decoding apparatus according to an embodiment of the present invention.
2 illustrates code blocks, code block pairs, and redundant code blocks of data according to an embodiment of the present invention.
3 is a block diagram illustrating a configuration of an encoding apparatus according to an embodiment of the present invention.
4 is a block diagram illustrating a configuration of a decoding apparatus according to an embodiment of the present invention.
5 is a block diagram illustrating a configuration of a turbo encoding apparatus according to an embodiment of the present invention.
6 is a block diagram showing a configuration of a turbo decoding apparatus according to an embodiment of the present invention.

DETAILED DESCRIPTION Hereinafter, exemplary embodiments of the present invention will be described with reference to the accompanying drawings so that those skilled in the art may easily implement the technical idea of the present invention. .

1 is a flowchart illustrating operations of an encoding apparatus and a decoding apparatus according to an embodiment of the present invention. The structures of the encoding device and the decoding device shown in FIG. 1 are described in detail in FIGS. 3 and 4.

Referring to FIG. 1, in operation S110, the encoding apparatus may form pairs of consecutive code blocks. For example, the encoding apparatus may form a first code block and a second code block contiguous with the first code block.

In operation S120, the encoding apparatus may form extra code blocks through the formed code block pairs. For example, the encoding apparatus may form extra code blocks by synthesizing respective code blocks included in the formed code block pairs. The extra code blocks may include information of code block pairs. The extra code blocks are described in detail in FIG.

In operation S130, the encoding apparatus may encode the code block pairs and the extra code blocks. For example, the encoding apparatus may convolutionally encode code block pairs and extra code blocks. Convolutional coded codeblock pairs and redundant codeblocks may be transmitted over radio frequency to other devices.

In operation S140, the decoding apparatus may receive encoded codeblock pairs and extra codeblocks. The decoding apparatus may decode the coded code block pairs and the extra code blocks. For example, the coded codeblock pairs may be convolutional coded codeblock pairs. The decoding apparatus may decode the encoded code block pairs through a soft-decision output viterbi algorithm (SOVA). Soft decision Viterbi algorithm (SOVA) is a decoding method for convolutional coding.

In operation S150, the decoding apparatus may determine an error of the decoded code blocks through Cyclic Redundancy Checking (CRC). Cyclic redundancy check (CRC) is an error detection method that detects an error through an error check field (FCS). An error check field (FCS) is information added to a code block by dividing the code blocks to be transmitted to other wireless devices into a predetermined polynomial so that the remainder becomes zero. For example, the encoding apparatus and the decoding apparatus may include a polynomial for cyclic redundancy check (CRC). The encoding apparatus may include an error check field FCS in the first code block such that the remainder of the division between the first code block and the polynomial becomes zero. The decoding apparatus may perform decoding of the first code block including the error check field. The decoding apparatus may divide the decoded first code block into a polynomial for cyclic redundancy check (CRC). If the remainder of the division is zero, the decoding apparatus determines that the decoded first code block does not contain an error. If the remainder of the division is not zero, the decoding apparatus determines that the decoded first code block contains an error. Errors included in the first code block may be correctable.

The decoding apparatus may determine whether the decoding of the code blocks is successful according to the result of the cyclic redundancy check (CRC). For example, if an error is not included in the first code block or a correctable range error is included according to the CRC, the decoding apparatus determines that decoding of the first code block is successful. If an error outside the correctable range is included in the first code block according to a cyclic redundancy check (CRC) result, the decoding apparatus determines that decoding of the first code block has failed.

If the decoding of the code blocks fails, the decoding apparatus may re-decode the code blocks that fail to be decoded through the re-decoder. For example, the decoder may receive an encoded first code block, an encoded second code block, and a third code block encoded with an extra code block formed through a combination of the first code block and the second code block. have. The decoder may succeed in decoding the first code block and the third code block, and may fail in decoding the second code block. In this case, the decoder may form the decoded second code block by combining the first code block and the third code block that have been successfully decoded. The decoding apparatus may determine whether recoding of the code blocks is successful through cyclic redundancy check (CRC).

If the re-decoder fails to re-decode, in step S160, the decoding apparatus may request retransmission of code blocks that fail to decode and re-decode to the encoding apparatus.

2 illustrates code blocks, code block pairs, and redundant code blocks according to an embodiment of the present invention.

Referring to FIG. 2, the data 100 may include code blocks 111, 121, 141, 151, 171, and 181. The code blocks 111, 121, 141, 151, 171, and 181 may form code blocks and code block pairs 130, 160, 190 contiguous with them, respectively. For example, the code block 111 may form the code block 121 and the code block pair 130. The code block 141 may form the code block 151 and the code block pair 160. The code block 171 may form the code block 181 and the code block pair 190.

The code blocks 111, 121, 141, 151, 171, and 181 included in the code block pairs 130, 160, and 190 may form extra code blocks 131, 161, and 191 through synthesis, respectively. have. For example, the code blocks 111 and 121 included in the code block pair 130 may form an extra code block 131 through synthesis. The code blocks 141 and 151 included in the code block pair 160 may form an extra code block 161 through synthesis. The code blocks 171 and 181 included in the code block pair 190 may form an extra code block 191 through synthesis.

The code blocks 111, 121, 141, 151, 171, and 181 and the extra code blocks 120, 140, 160, and 180 may be encoded through an encoding apparatus. Coded code blocks may be decoded through a decoding apparatus. The decoding apparatus may re-decode the code blocks that fail to be decoded through the extra code blocks 120, 140, 160, and 180. Re-decoding of code blocks is described in detail in FIG.

3 is a block diagram illustrating a configuration of an encoding apparatus 200 according to an embodiment of the present invention. 2 and 3, the encoding apparatus 200 may include a synthesizer 210 and encoders 220, 221, and 222.

The synthesizer 210 may form the extra code blocks 131 through the synthesis of the code blocks 111 and 121. For example, synthesizer 240 may be an exclusive OR operator. The synthesizer 240 may form an extra code block 131 through an exclusive OR operation of the code blocks 111 and 121 included in the code block pair 130. The extra code block 131 may be used for re-decoding the decoding apparatus. Re-decoding is described in detail in FIG.

The encoders 220, 221, and 222 may encode the code blocks 111 and 121 and the extra code block 131. For example, the encoder 210 may be a convolutional encoder. The encoder 210 may receive the code block 111. The encoder 210 may output the coded code block 112 through convolutional encoding of the received code block 110. The encoder 222 may receive the extra code block 131. The encoder 222 may output the coded code block 132 through convolutional coding of the received extra code block 131. The encoding scheme may include schemes such as convolution encoding, turbo encoding, hamming encoding, and the like.

The coded code blocks 112 and 122 and the coded spare code blocks 132 may be transmitted to other devices through radio frequency. For example, the coded code blocks 112 and 122 and the coded spare code block 132 may be punctured through a puncturer. The punctured codeblocks 112, 122, 132 can be transmitted to other wireless devices via radio frequency.

Puncturing is a technique for removing specific bits in coded code blocks according to a predetermined rule. Thus, the puncturer may allow a plurality of code blocks to be transmitted together in a limited frequency band.

4 is a block diagram showing a configuration of a decoding apparatus 500 according to an embodiment of the present invention. 3 and 4, the decoding apparatus 300 may include decoders 310, 311, and 312 and a re-decoder 320.

Decoding is the reverse process of encoding. For example, the decoders 310, 311, 312 may be decoders with a soft decision Viterbi algorithm (SOVA). The soft decision Viterbi algorithm is an algorithm that performs decoding on convolutional coded code blocks.

The decoders 310, 311, and 312 may perform decoding of the coded blocks 112, 122, and 132. For example, the decoding apparatus 300 may receive the coded blocks 112, 122, and 132. The decoder 310 may decode the coded code block 112 to form the code block 111A. The decoder 311 may decode the coded code block 122 to form the code block 121A. The decoder 312 may decode the coded code block 132 to form an extra code block 131A.

The re-decoder 320 may determine an error of the decoded code blocks 111A and 121A through cyclic redundancy checking (CRC). Cyclic redundancy check (CRC) is an error detection method that detects an error through an error check field (FCS). The Error Checking Field (FCS) is information added to a code block to divide the code blocks to be transmitted to other wireless devices into a predetermined polynomial to be the remaining 0. For example, re-decryptor 320 may include a polynomial for cyclic redundancy check (CRC). The re-decoder 320 may perform decoding of the first code block. The re-decoder 320 may divide the decoded first code block into a polynomial for cyclic redundancy check (CRC). If the remainder of the division is zero, the re-decoder 320 determines that the decoded first code block does not contain an error. If the remainder of the division is not zero, the re-decoder 320 determines that the decoded first code block contains an error. Errors included in the first code block may be correctable.

The re-decoder 320 may determine whether the decoding of the code blocks is successful according to the result of the cyclic redundancy check (CRC). For example, if an error is not included in the first code block or a correctable range error is included according to a cyclic redundancy check (CRC) result, the re-decoder 320 determines that the decoding of the first code block is successful. do. If an error outside the correctable range is included in the first code block according to the result of the cyclic redundancy check (CRC), the re-decoder 320 determines that the decoding of the first code block has failed.

When the decoded code blocks 111A and 121A fail to decode, the re-decoder 320 may perform re-decoding based on the decoded code blocks and the decoded extra code block 131A. have. For example, the code block 111A may succeed in decryption, and the code block 121B may fail in decryption. The code block 111A which is successfully decoded may be the same as the code block 111. In this case, the re-decoder 320 may combine the code block 111A and the extra code block 131A to form the code block 121. The re-decoder 320 may determine whether re-decoding of the code blocks is successful through a cyclic redundancy check (CRC). If re-decoding of the code blocks is successful, the re-decoder 320 may output the code blocks 111 and 121.

If the re-decoding of the code blocks fails, the decoding apparatus 300 may request the encoding apparatus 200 to retransmit the code blocks that fail to decode and re-decode.

5 is a block diagram illustrating a structure of a turbo encoding apparatus 400 according to an embodiment of the present invention. For example, the structure of the turbo encoding apparatus 400 to which the technical spirit of the present invention is applied is illustrated, but other turbo encoding apparatuses to which the technical spirit of the present invention is applied are not limited to the embodiment of FIG. 5.

2 and 5, the turbo encoding apparatus 400 may include interleavers 410, 411, and inter-leavers, a synthesizer 420, and repetitive convolutional encoders 430, 431, 432, 433, 434, and recursive. Systematic Convolutional Code), and perforators 441, 442, Punctures.

The interleavers 410 and 411 may rearrange the code blocks 111 and 121 in a predetermined unit. Interleavers 410 and 411 allow interleaving of code blocks 111 and 121 to recover normal data from instantaneous noise or loss of data bits.

Interleaving is a rearrangement operation in which a bit string of a code block is bundled in a predetermined unit and transmitted in a row and a row. For example, the interleaver 410 may output the interleaved code block 113 through rearrangement of the code block 111. Interleaved code blocks may be converted to original code blocks through deinterleaving. Therefore, an error included in the interleaved code blocks is distributed to the entire code block in the deinterleaving process, so that error correction is easy.

The synthesizer 420 may synthesize the interleaved code blocks 113 and 123 to form an extra code block 131. For example, the synthesizer 420 may be an exclusive OR operator. The synthesizer 420 may synthesize the interleaved code blocks 113 and 123 through an exclusive OR operation. The synthesizer 420 may output the extra code block 131 as a result of the operation. The extra code block can be used for re-decoding in the decoding process.

The repetitive convolutional coders 430, 431, 432, 433, 434, and Recursive Systematic Convolutional Code (RSC) encode the input code blocks 111, 113, 121, 123, and 131 by convolutional code. The coded blocks 112, 114, 122, 124, and 132 may be output. For example, the iterative structure convolutional encoders 430, 431, 432, 433, and 434 convolutionally code code blocks 111, 113, 121, 123, and 131, respectively. 122, 124, 132 can be output. The convolutional code has a memory by encoding not only the current input signal but also the past signal, and provides excellent error correction performance.

The perforators 440 and 441 may perforate the code blocks 111, 112, 114, 121, 122, 124, respectively. For example, the puncturer 440 may puncture the code blocks 111, 112, and 114 to form the data 115. The punctured data 115 includes the information of the code blocks 110, 111, 113. The perforator 441 may perforate the code blocks 121, 122, and 124 to form the data 125. The punctured data 125 includes the information of the code blocks 121, 122, 124.

Puncturing is a technique for removing specific bits in coded code blocks according to a predetermined rule. Thus, the puncturer may allow a plurality of code blocks to be transmitted together in a limited frequency band. Since wireless communication transmits and receives information through a limited band of channels, the puncturers perform a puncturing operation to fit the code blocks to the channel band.

The turbo encoding apparatus 400 may transmit the punctured data 115 and 125 and the encoded extra code block 132 to other devices through a radio frequency.

6 is a block diagram illustrating a structure of a turbo decoding apparatus 500 according to an exemplary embodiment of the present invention. For example, the structure of the turbo decoding apparatus 500 to which the technical spirit of the present invention is applied is illustrated, but other turbo decoding apparatuses to which the technical spirit of the present invention is applied are not limited to the embodiment of FIG. 6.

5 and 6, due to errors present on the wireless communication channel, the data 115 and 125 and the code block 132 transmitted from the encoding apparatus 400 are respectively the data 115B and 125B. And the code block 132B to the decoding apparatus 500. The data 115B and 125B include code blocks 111B, 112B, 114B, 121B, 122B and 124B, respectively. For example, each of the code blocks 111B, 112B, 114B, 121B, 122B, and 124B has code blocks 111, 112, 114, 121, 122, and 124 punctured and transmitted through a wireless channel. Can be entered. The code block 132B may be a code block in which the code block 132 is transmitted through a wireless channel.

The turbo decoding apparatus 500 may include first decoders 510, 511, 512, and decoders, interleavers 520, 521, and interleavers, a synthesizer 530, and second decoders 540, 541, 542, and decoders. ), Deinterleavers 550, 551, 552, and Deinterleavers, and a re-decoder 560.

The first decoders 510 and 511 may decode the code blocks 112B and 122B. For example, the first decoder 510 may be a soft-decision output Viterbi Algorithm (SOVA) decoder. The first decoder 510 may receive the code blocks 111B and 112B. The first decoder 510 may receive the code block 111F formed through the synthesis of the output of the deinterleaver 550 and the output of the re-decoder 560 as a priori information. Based on the code blocks 111B and 112B and the prior information code block 111F, the first decoder 510 may perform decoding. The first decoder 510 may output the code block 111C as a decoding result. The first decoder 511 may output the decoded code block 121C based on the code blocks 121B and 122B and the dictionary information code block 121F. Code blocks 111C and 121C output from the first decoders 510 and 511 are transmitted to the interleavers 520 and 521.

The interleavers 520 and 521 may interleave the received code blocks 111C and 121C. Inter-leaving is the operation of rearranging code blocks according to certain rules. For example, the interleaver 520 may output the code block 113C through the rearrangement of the received code block 111C. The interleaver 521 may output the code block 123C through the rearrangement of the received code block 121C.

The synthesizer 530 may output the code block 133C through the synthesis of the code blocks 113C and 123C output from the interleavers 520 and 521. The synthesizer 520 may be the same as the synthesizer 420 of the encoding apparatus 400. For example, synthesizer 530 may be an exclusive OR operator.

The second decoders 540, 541, and 542 may decode the code blocks 113C and 123C output from the interleavers 520 and 521 and the code block 133C output from the synthesizer 530. have. For example, the second decoder 540 may be a soft decision Viterbi algorithm (SOVA) decoder. The second decoder 540 may receive the code block 113C output from the interleaver 520 and the code block 114B received from the encoding apparatus 400. The second decoder 540 may output the code block 113D by decoding the received code blocks 113C and 114B. The second decoder 541 may output the decoded code block 123D based on the code block 123C and the code block 124B output from the interleaver 541. The second decoder 542 may output the decoded code block 133D based on the code block 133C and the code block 132B output from the synthesizer 530. The output code blocks 113D, 123D, and 133D are transmitted to the deinterleavers 550, 551, and 552, respectively.

The deinterleavers 550, 551, and 552 may deinterleave the code blocks 113D, 123D, and 133D received from the second decoders 540, 541, and 542. Deinterleaving is a reverse process of interleaving, in which original code blocks are formed by rearranging interleaved code blocks. For example, the deinterleaver 550 may deinterleave the code block 113D received from the second decoder 540 and output the code block 111D. The deinterleaver 551 may deinterleave the code block 123D and output the code block 121D. The deinterleaver 552 may deinterleave the code block 133D and output the code block 131D.

Re-decoder 560 may include combiners 561, 562. The re-decoder 560 may perform re-decoding through the combiners 561 and 562. For example, the re-decoder 560 may receive the code blocks 111D, 121D, and 131D from the deinterleavers 550, 551, and 552. The re-decoder 560 may combine the received code blocks 111D and 131D through the combiner 562 to form the code block 121E. The re-decoder 560 may combine the received code blocks 121D and 131D to form the code block 111E.

The code blocks 111E and 121E formed through the re-decoder 560 may be synthesized with the code blocks 111D and 121D, respectively, and converted into the code blocks 111F and 121F, respectively. Code blocks 111F and 121F converted as dictionary information of the first decoders 510 and 511 may be transmitted to the first decoders 510 and 511, respectively.

The turbo decoding apparatus 500 may repeatedly perform the operation of the block diagram shown in FIG. 5. After the iterative operation is completed, the turbo decoding apparatus 500 may form the code blocks 111G and 121G through hard decision of the code blocks 100C and 115C. The turbo decoding apparatus 500 may determine whether the decoding of the code blocks 111G and 121G is successful. For example, when the decoding of the code block 111G succeeds and the decoding of the code block 121G fails, the turbo decoding apparatus 500 re-decodes the code block 121G through the re-decoder 560. Can be performed repeatedly.

After the re-decoding repetition operation is completed, the turbo decoding apparatus 500 may determine whether the re-decoding is successful. When re-decoding of the re-decoded code block fails, the turbo decoding apparatus 500 may request retransmission of the code block that has failed to decode and re-decode to the turbo encoding apparatus 400.

As described above, in the present invention, encoding apparatuses form a code block pair, generate an extra code block associated with the code block pair, and transmit the extra code block to the decoding apparatus. The decoding apparatus may perform re-decoding of a code block that has failed decoding using extra code blocks. Accordingly, the reliability of decoding is improved, and the number of retransmissions of the code block is reduced, thereby providing a wireless communication service with improved performance.

While the invention has been shown and described with reference to certain preferred embodiments thereof, it will be understood by those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention. Therefore, the scope of the present invention should not be limited to the above-described embodiments, but should be defined by the equivalents of the claims of the present invention as well as the following claims.

100: information data
111, 121, 131, 141, 151, 161, 171, 181, 191: code blocks
130, 160, 190: code block pairs
112, 114, 122, 124, and 132 coded code blocks
113, 123: interleaved code blocks
200: encoding apparatus 210, 420: synthesizer
220, 221, 222: encoders 300: decoding apparatus
310, 311, 312 decoders 320 re-decoder
400: turbo encoding device
410, 411, 520, 521: interleavers
430, 431, 432, 433, 434: Encoders
440, 441: perforators
500: turbo decoding apparatus 510, 511: first decoders
520, 521: interleavers 530: synthesizer
540, 541, 542 second decoders 550, 551, 552 deinterleavers
560: Decryptor 561, 562: Combiner

Claims (1)

In the operation method of the encoding device and the decoding device,
The encoding apparatus synthesizing code blocks to form an extra code block;
Encoding, by the encoding apparatus, the code blocks and the redundant code blocks;
Transmitting, by the encoding apparatus, the encoded code blocks and the encoded extra code blocks to the decoding apparatus;
Decoding, by the decoding apparatus, the coded code blocks and the coded spare code blocks; And
If the decoding apparatus fails to decode the coded code blocks and the coded extra code blocks, performing a re-decoding.
The re-decoding is performed based on the redundant code blocks and the code blocks that are successfully decoded.
KR1020120023952A 2012-03-08 2012-03-08 Operating method of encoding device and decoding device KR20130102820A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020120023952A KR20130102820A (en) 2012-03-08 2012-03-08 Operating method of encoding device and decoding device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020120023952A KR20130102820A (en) 2012-03-08 2012-03-08 Operating method of encoding device and decoding device

Publications (1)

Publication Number Publication Date
KR20130102820A true KR20130102820A (en) 2013-09-23

Family

ID=49452356

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020120023952A KR20130102820A (en) 2012-03-08 2012-03-08 Operating method of encoding device and decoding device

Country Status (1)

Country Link
KR (1) KR20130102820A (en)

Similar Documents

Publication Publication Date Title
US6697986B2 (en) Data transmission apparatus and method for an HARQ data communication system
US8316286B2 (en) System and method for rate matching to enhance system throughput based on packet size
JP5349480B2 (en) Method and apparatus for generating multiple cyclic redundancy checks (CRC)
JP4992900B2 (en) Receiving device and decoding method thereof
KR100724921B1 (en) Code generating and decoding apparatus and method in communication system
US7475330B2 (en) Method and apparatus for generating a punctured symbol vector for a given information vector
US6904555B2 (en) Decoding apparatus and decoding method, and data receiving apparatus and data receiving method
EP2111703B1 (en) Method for sub -packet generation with adaptive bit index
KR100584170B1 (en) Turbo Coded Hybrid Automatic Repeat Request System And Error Detection Method
US20070061690A1 (en) Block puncturing for turbo code based incremental redundancy
WO2015196551A1 (en) Data sending method and apparatus
JP2001119426A (en) Error control method and communication system using the method
JP3440092B1 (en) Error correction decoding device and error correction decoding method
CA2366592A1 (en) A system and method employing a modular decoder for decoding turbo and turbo-like codes in a communications network
JP2001197044A (en) Control method for transmission error
JP5437279B2 (en) Wireless communication device
JP2004153354A (en) Receiver, decoder, communication system, and decoding method
KR20130102820A (en) Operating method of encoding device and decoding device
WO2017168821A1 (en) Wireless communication method and wireless communication system
JP6812546B2 (en) Wireless communication method and wireless communication system
WO2010113216A1 (en) Transmission device, receiver, communication system, and communication method
US20180205505A1 (en) High Code-Rate Iterative Decoders With Limited HARQ
Yanping et al. An adaptive type-II hybrid ARQ scheme based on rate compatible turbo codes
JP2001326577A (en) Device and method for directly connected convolutional encoding
KR20080093555A (en) Method and apparatus for transmitting and receiving signals using contention free interleaver or deinterleaver

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination