KR20110060835A - 시스템의 기동 시간을 가속화하는 방법 - Google Patents

시스템의 기동 시간을 가속화하는 방법 Download PDF

Info

Publication number
KR20110060835A
KR20110060835A KR1020100119598A KR20100119598A KR20110060835A KR 20110060835 A KR20110060835 A KR 20110060835A KR 1020100119598 A KR1020100119598 A KR 1020100119598A KR 20100119598 A KR20100119598 A KR 20100119598A KR 20110060835 A KR20110060835 A KR 20110060835A
Authority
KR
South Korea
Prior art keywords
memory
partition
node
minimum
allocation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR1020100119598A
Other languages
English (en)
Korean (ko)
Inventor
벤카테쉬 새이나스
Original Assignee
인터내셔널 비지네스 머신즈 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 인터내셔널 비지네스 머신즈 코포레이션 filed Critical 인터내셔널 비지네스 머신즈 코포레이션
Publication of KR20110060835A publication Critical patent/KR20110060835A/ko
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1048—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using arrangements adapted for a specific error detection or correction feature
    • G06F11/106—Correcting systematically all correctable errors, i.e. scrubbing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1415—Saving, restoring, recovering or retrying at system level
    • G06F11/1417—Boot up procedures

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Stored Programmes (AREA)
KR1020100119598A 2009-11-30 2010-11-29 시스템의 기동 시간을 가속화하는 방법 Withdrawn KR20110060835A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/627,237 US8402259B2 (en) 2009-11-30 2009-11-30 Accelerating wake-up time of a system
US12/627,237 2009-11-30

Publications (1)

Publication Number Publication Date
KR20110060835A true KR20110060835A (ko) 2011-06-08

Family

ID=44069723

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020100119598A Withdrawn KR20110060835A (ko) 2009-11-30 2010-11-29 시스템의 기동 시간을 가속화하는 방법

Country Status (5)

Country Link
US (1) US8402259B2 (enExample)
JP (1) JP5669531B2 (enExample)
KR (1) KR20110060835A (enExample)
CN (1) CN102081574B (enExample)
TW (1) TW201140442A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9141436B2 (en) 2011-09-26 2015-09-22 Samsung Electronics Co., Ltd. Apparatus and method for partition scheduling for a processor with cores

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8412479B2 (en) * 2010-06-29 2013-04-02 Intel Corporation Memory power estimation by means of calibrated weights and activity counters
JP5994690B2 (ja) * 2013-03-14 2016-09-21 富士通株式会社 情報処理装置、プログラムおよび記憶領域獲得方法
GB2523568B (en) * 2014-02-27 2018-04-18 Canon Kk Method for processing requests and server device processing requests
EP3163441B1 (en) * 2014-11-10 2018-09-19 Huawei Technologies Co. Ltd. Computer device and memory starting method for computer device
US9886083B2 (en) 2014-12-19 2018-02-06 International Business Machines Corporation Event-driven reoptimization of logically-partitioned environment for power management
US9811345B2 (en) * 2015-04-16 2017-11-07 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Utilizing computing resources under a disabled processor node without fully enabling the disabled processor node
KR20160146055A (ko) * 2015-06-11 2016-12-21 현대자동차주식회사 차량 네트워크에서 통신 노드의 동작방법
US10055236B2 (en) * 2015-07-02 2018-08-21 Sandisk Technologies Llc Runtime data storage and/or retrieval
US9864537B2 (en) * 2016-04-21 2018-01-09 International Business Machines Corporation Memory system power management
US10346177B2 (en) * 2016-12-14 2019-07-09 Intel Corporation Boot process with parallel memory initialization
US10678635B2 (en) * 2018-01-08 2020-06-09 Intel Corporation Memory management
CN111132282B (zh) 2018-11-01 2021-06-01 华为终端有限公司 一种应用于移动终端的应用处理器唤醒方法及装置
US20200341776A1 (en) * 2020-07-07 2020-10-29 Krishnaprasad H Apparatus for initializing memory using a hardware engine for minimizing boot time
US12124720B2 (en) * 2022-03-24 2024-10-22 Nxp Usa, Inc. Memory configuration within a data processing system

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4015A (en) * 1845-04-26 Hand-loom for weaving figured fabrics
JPS62226216A (ja) * 1986-03-27 1987-10-05 Nec Corp システム立上げ方式
US6314501B1 (en) * 1998-07-23 2001-11-06 Unisys Corporation Computer system and method for operating multiple operating systems in different partitions of the computer system and for allowing the different partitions to communicate with one another through shared memory
US6158000A (en) * 1998-09-18 2000-12-05 Compaq Computer Corporation Shared memory initialization method for system having multiple processor capability
US6381715B1 (en) * 1998-12-31 2002-04-30 Unisys Corporation System and method for performing parallel initialization and testing of multiple memory banks and interfaces in a shared memory module
US7143321B1 (en) * 2000-04-29 2006-11-28 Hewlett-Packard Development Company, L.P. System and method for multi processor memory testing
US6633965B2 (en) * 2001-04-07 2003-10-14 Eric M. Rentschler Memory controller with 1×/M× read capability
US7107493B2 (en) * 2003-01-21 2006-09-12 Hewlett-Packard Development Company, L.P. System and method for testing for memory errors in a computer system
US20040158701A1 (en) * 2003-02-12 2004-08-12 Dell Products L.P. Method of decreasing boot up time in a computer system
US7065688B1 (en) * 2003-02-19 2006-06-20 Advanced Micro Devices, Inc. Simultaneous multiprocessor memory testing and initialization
US7334159B1 (en) * 2003-09-29 2008-02-19 Rockwell Automation Technologies, Inc. Self-testing RAM system and method
US20050283566A1 (en) * 2003-09-29 2005-12-22 Rockwell Automation Technologies, Inc. Self testing and securing ram system and method
US7539909B2 (en) * 2003-09-30 2009-05-26 Intel Corporation Distributed memory initialization and test methods and apparatus
US7313681B2 (en) * 2003-11-20 2007-12-25 International Business Machines Corporation Apparatus, system, and method for adapter fastload
US7251744B1 (en) * 2004-01-21 2007-07-31 Advanced Micro Devices Inc. Memory check architecture and method for a multiprocessor computer system
US7246269B1 (en) * 2004-05-05 2007-07-17 Advanced Micro Devices, Inc. Efficient memory check architecture and method
JP2008512786A (ja) * 2004-09-10 2008-04-24 カビウム・ネットワークス データ構造の選択的複製方法および装置
WO2006090407A1 (en) * 2005-02-23 2006-08-31 Hewlett-Packard Development Company, L.P. A method or apparatus for storing data in a computer system
US7487222B2 (en) * 2005-03-29 2009-02-03 International Business Machines Corporation System management architecture for multi-node computer system
US7555677B1 (en) * 2005-04-22 2009-06-30 Sun Microsystems, Inc. System and method for diagnostic test innovation
JP2007140920A (ja) * 2005-11-18 2007-06-07 Kyocera Mita Corp 画像形成装置
JP4817115B2 (ja) * 2006-03-30 2011-11-16 日本電気株式会社 コンピュータシステム、並列初期化方法、及びブートプログラム
US20070283104A1 (en) * 2006-05-31 2007-12-06 International Business Machines Corporation Concurrent Hardware Selftest for Central Storage
US7711941B2 (en) * 2006-12-19 2010-05-04 Lsi Corporation Method and apparatus for booting independent operating systems in a multi-processor core integrated circuit
US8775717B2 (en) * 2007-12-27 2014-07-08 Sandisk Enterprise Ip Llc Storage controller for flash memory including a crossbar switch connecting a plurality of processors with a plurality of internal memories
US7987336B2 (en) * 2008-05-14 2011-07-26 International Business Machines Corporation Reducing power-on time by simulating operating system memory hot add

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9141436B2 (en) 2011-09-26 2015-09-22 Samsung Electronics Co., Ltd. Apparatus and method for partition scheduling for a processor with cores

Also Published As

Publication number Publication date
US20110131399A1 (en) 2011-06-02
JP5669531B2 (ja) 2015-02-12
JP2011118900A (ja) 2011-06-16
CN102081574B (zh) 2014-11-05
CN102081574A (zh) 2011-06-01
TW201140442A (en) 2011-11-16
US8402259B2 (en) 2013-03-19

Similar Documents

Publication Publication Date Title
KR20110060835A (ko) 시스템의 기동 시간을 가속화하는 방법
US9009580B2 (en) System and method for selective error checking
US10152393B2 (en) Out-of-band data recovery in computing systems
US7945815B2 (en) System and method for managing memory errors in an information handling system
CN110083494B (zh) 在多核心环境中管理硬件错误的方法和装置
US10754737B2 (en) Boot assist metadata tables for persistent memory device updates during a hardware fault
US10395750B2 (en) System and method for post-package repair across DRAM banks and bank groups
KR20220116208A (ko) 비휘발성 메모리 모듈에 대한 에러 보고
US20220350715A1 (en) Runtime sparing for uncorrectable errors based on fault-aware analysis
EP3074878A1 (en) Method and apparatus for server platform architectures that enable serviceable nonvolatile memory modules
US10168936B2 (en) Memory system power management
US7418367B2 (en) System and method for testing a cell
US11010250B2 (en) Memory device failure recovery system
US9147499B2 (en) Memory operation of paired memory devices
CN110389847A (zh) 存储系统及其操作方法
US11221931B2 (en) Memory system and data processing system
US11734176B2 (en) Sub-NUMA clustering fault resilient memory system
US8964495B2 (en) Memory operation upon failure of one of two paired memory devices
US12197779B2 (en) Host device for debugging storage device and storage system including the same
US20250315379A1 (en) Memory sub-system aware prefetching in a disaggregated memory environment
CN118377607A (zh) 加速器模块和包括加速器模块的计算系统

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 20101129

PG1501 Laying open of application
PC1203 Withdrawal of no request for examination
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid