KR20100077642A - On die termination and method for controlling the same, semiconductor memory device including the same - Google Patents
On die termination and method for controlling the same, semiconductor memory device including the same Download PDFInfo
- Publication number
- KR20100077642A KR20100077642A KR1020080135650A KR20080135650A KR20100077642A KR 20100077642 A KR20100077642 A KR 20100077642A KR 1020080135650 A KR1020080135650 A KR 1020080135650A KR 20080135650 A KR20080135650 A KR 20080135650A KR 20100077642 A KR20100077642 A KR 20100077642A
- Authority
- KR
- South Korea
- Prior art keywords
- termination
- resistance value
- resistance
- pull
- reference voltage
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/22—Control and timing of internal memory operations
- G11C2207/2254—Calibration
Abstract
Description
The present invention relates to an on die termination device and a control method, and a semiconductor memory device including the same, and more particularly, to an on die termination device and a control method capable of maintaining a constant resistance value, and a semiconductor memory device including the same.
As the operating speed of electrical products increases, the swing width of signals interfaced between semiconductor devices is gradually decreasing. The reason is to minimize the delay time for signal transmission. As the swing width of the signal decreases, the influence on external noise increases, and the reflection of the signal due to impedance mismatching in the interface stage becomes more severe. Impedance mismatch occurs due to external noise, fluctuations in power supply voltage, changes in operating temperature, or changes in manufacturing processes. When impedance mismatch occurs, it is difficult to transmit data at high speed, and output data output from the data output terminal of the semiconductor device may be distorted.
Therefore, in order to solve the above-mentioned problems, a memory device requiring a high speed of operation employs an impedance matching circuit called On Die Termination in the vicinity of a pad in an integrated circuit chip. In general, in an on die termination scheme, source termination is performed by an output circuit on the transmission side, and parallel termination is performed by a termination circuit connected in parallel to a receiving circuit connected to the input pad on the receiving side. The signal integrity characteristic can be improved by the on die termination device.
1 is a diagram illustrating a conventional on-
The on-
For example, the resistance value of each of the pull-
The
On the other hand, the on
Meanwhile, the resistance values of the pull-up termination resistance means 103, 105, and 107 and the pull-down termination resistance means 109, 111, and 113 may fluctuate due to PVT (Process, Voltage, Temperature) variation. In particular, the resistance value of the MOS transistor may be changed in response to the change in the process. Fluctuations in the resistance values of the pull-up termination resistance means 103, 105, 107 and pull-down termination resistance means 109, 111, 113 cause fluctuations in the overall resistance value of the on-
As a result, variations in the overall resistance value of the on-
SUMMARY OF THE INVENTION The present invention has been proposed to solve the above problems, and an object thereof is to provide an on die termination apparatus and a control method capable of compensating for a variation in a resistance value of an on die termination apparatus, and a semiconductor memory device including the same.
The present invention for achieving the above object is a termination resistor unit including a plurality of resistance means for adjusting the resistance value in response to the termination control signal; A resistance value detector for detecting a resistance value error of the termination resistor and outputting a resistance value detection signal; And a resistance value adjusting unit connected in parallel with the termination resistor and on / off in response to the resistance value detecting signal and adjusting a resistance value.
The present invention also provides an output driver for outputting data by terminating a data output node by pull-up or pull-down using a plurality of resistance means turned on / off in response to a termination control signal; A resistance value detector for detecting a difference between resistance values of the plurality of resistance means and outputting a resistance value detection signal; And a resistance value controller connected in parallel to the termination resistor and on / off in response to the resistance value detection signal and configured to adjust a resistance value.
In addition, the present invention for achieving the above object comprises the steps of performing a pull-up termination operation with a first resistance value according to the termination control signal for impedance matching; Performing a pull-down termination operation with a second resistance value according to the termination control signal for impedance matching; Detecting a difference between the first resistance value and the second resistance value and outputting a resistance value detection signal; And adjusting each of the first and second resistance values in response to the resistance value detection signal.
According to the present invention, the resistance value of the on-die termination device is compared with a predetermined reference voltage and adjusted according to the comparison result to compensate for the variation in the overall resistance value of the on-die termination device and the semiconductor memory device including the same according to the PVT variation. Can be.
Therefore, impedance mismatch and SI characteristic deterioration can be prevented.
DETAILED DESCRIPTION Hereinafter, the most preferred embodiments of the present invention will be described with reference to the accompanying drawings so that those skilled in the art may easily implement the technical idea of the present invention.
2 is a diagram illustrating an on-die termination device according to a first embodiment of the present invention.
As shown in FIG. 2, the on-die termination apparatus according to the present invention includes a
The
The plurality of resistor means 203, 205, 207, 209, 211, 213 includes pull-up termination resistor means 203, 205, 207 and pull-down termination resistor means 209, 211, 213. In FIG. 2, the plurality of resistance means 203, 205, 207, 209, 211, and 213 include three pull-up termination resistance means 203, 205, and 207 and pull-down termination resistance means 209, 211, and 213. The case is described as an embodiment.
Each of the pull-
The
As described above, although the pull-up termination resistance means 203, 205 and 207 and the pull-down termination resistance means 209, 211 and 213 are each designed to have the same resistance value, the pull-up termination resistance means 203 and 205 due to PVT fluctuations. 207 and the pull-down termination resistance means 209, 211 and 213 may vary in resistance, which may cause impedance mismatch. The
The
The
Each of the
Since each of the resistance
For example, when the resistance means of the resistance
As a result, according to the present invention, the overall resistance value is adjusted by the resistance
3 is a diagram illustrating the
As shown in FIG. 3, the
The
The
Each of the comparison means 304 to 306 outputs a low level signal when the reference voltage VREF and the additional reference voltages VREF_A and VREF_B are larger based on the voltage VX of the node X. If VREF) and the additional reference voltages VREF_A and VREF_B are smaller, a high level signal is output. More specifically, the first comparing
Hereinafter, the operation of the
When the voltage VX of the node X is smaller than the additional reference voltage VREF_B, the resistance value of the pull-up termination resistance means 203, 205, and 207 in the
When the voltage VX of the node X is smaller than the reference voltage VREF and larger than the additional reference voltage VREF_B, the resistance values of the pull-
The third comparison means 306 outputs a high level resistance value detection signal TRIM_P <2>, and the remaining comparison means 304 and 305 are low level resistance value detection signals TRIM_P <1> and TRIM_N <1: 2>). Therefore, only the resistance means receiving the resistance detection signal TRIM_P <1> from the
When the voltage VX of the node X is greater than the reference voltage VREF and less than the additional reference voltage VREF_A, the resistance value of the pull-down termination resistance means 209, 211, 213 is the pull-up termination resistance means 203, 205, 207. This is larger than the resistance value of). In this case, only the first comparing means 303 outputs the low level resistance value detection signal TRIM_N <2>. Therefore, only the resistance means receiving the resistance value detection signal TRIM_N <1> from the
When the voltage VX of the node X is larger than the additional reference voltage VREF_A, the resistance value of the pull-down termination resistance means 209, 211, and 213 is also larger than the resistance value of the pull-up termination resistance means 203, 205, and 207. to be. However, the resistance value of the pull-down termination resistor means 209, 211, and 213 and the pull-up termination resistor means 203 and 205 are greater than the case where the voltage VX of the node X is larger than the reference voltage VREF and smaller than the additional reference voltage VREF_A. , 207) has a large difference in resistance.
The plurality of comparison means 304 to 306 all output high-level resistance value detection signals TRIM_P <1: 2> and TRIM_N <1: 2>. Therefore, the resistance means of the resistance
According to the design, the number of resistance means included in each of the resistance
As described above, the
4 is a diagram illustrating an on-die termination device according to a second embodiment of the present invention.
As shown in FIG. 4, the on-die termination apparatus according to the present invention includes a
The operation process of the on die termination apparatus shown in FIG. 2 and the on die termination apparatus shown in FIG. 4 are the same. However, unlike the on-die termination device shown in FIG. 2, the on-die termination device shown in FIG. 4 includes pull-up termination resistance means 403, 405, and 407 and pull-down termination resistance means 409 included in the
Meanwhile, as described above, each of the pull-up termination resistance means 403, 405, 407 and the pull-down termination resistance means 409, 411, 413 is connected to the termination control signals PCODE <1: 3> and NCODE <1: 3>. Answer on / off. The resistance value detection signals TRIM_P <1: 2> and TRIM_N <1: 2> are not inputted to the resistance value control unit connected to the pull-up and pull-down termination resistors which are turned off by using a predetermined passgate, and are turned off. The resistance value controller connected in parallel to the pull-up and pull-down termination resistors can be designed to be turned off. In this case, the predetermined passgate may be turned on / off in response to a termination control signal input to the turned-up pull-up termination resistor and pull-down termination resistor.
Although the present invention has been described in terms of the apparatus, the operation of each component constituting the on-die termination device according to the present invention can be easily understood from the process point of view. Therefore, the operation of each component constituting the on-die termination device according to the present invention can be understood as each step of configuring the on-die termination device control method according to the principles of the present invention. Hereinafter, a method of controlling an on die termination apparatus will be described with reference to FIGS. 2 to 3.
The on-die termination control method according to the present invention includes performing a pull-up termination operation with a first resistance value according to a termination control signal (PCODE <1: 3>) for impedance matching; Performing a pull-down termination operation with a second resistance value according to the termination control signal NCODE <1: 3> for impedance matching; Detecting a difference between the first resistance value and the second resistance value and outputting a resistance value detection signal (TRIM_P <1: 2>, TRIM_N <1: 2>); And adjusting each of the first and second resistance values in response to the resistance value detection signals TRIM_P <1: 2> and TRIM_N <1: 2>.
The pull-
The outputting of the resistance value detection signals TRIM_P <1: 2> and TRIM_N <1: 2> may be performed by the same voltage as the termination voltage when the first resistance value and the second resistance value are the same. Generating a quasi-voltage VREF; And comparing the reference voltage VREF with the voltage VX according to the termination operation and outputting the resistance value detection signals TRIM_P <1: 2> and TRIM_N <1: 2>.
That is, when the first resistance value and the second resistance value are the same, the voltage VX of the node X to which the pull-up termination resistance means 203, 205, 207 and the pull-down termination resistance means 209, 211, 213 are connected is VDD / 2. In the step of outputting the resistance value detection signals TRIM_P <1: 2> and TRIM_N <1: 2>, the voltage comparison unit includes the reference voltage VREF of VDD / 2 and the voltage VX of the node X according to the termination operation. Compared by 303, the resistance value detection signals TRIM_P <1: 2> and TRIM_N <1: 2> according to the comparison result are output.
The resistance
Although the present invention has been described by means of limited embodiments and drawings, the present invention is not limited thereto and is intended to be equivalent to the technical idea and claims of the present invention by those skilled in the art to which the present invention pertains. Of course, various modifications and variations are possible.
1 is a view showing a conventional on-
2 is a view showing an on die termination device according to a first embodiment of the present invention;
3 is a view showing in detail the
4 is a diagram illustrating an on-die termination device according to a second embodiment of the present invention.
Claims (15)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020080135650A KR20100077642A (en) | 2008-12-29 | 2008-12-29 | On die termination and method for controlling the same, semiconductor memory device including the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020080135650A KR20100077642A (en) | 2008-12-29 | 2008-12-29 | On die termination and method for controlling the same, semiconductor memory device including the same |
Publications (1)
Publication Number | Publication Date |
---|---|
KR20100077642A true KR20100077642A (en) | 2010-07-08 |
Family
ID=42638969
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020080135650A KR20100077642A (en) | 2008-12-29 | 2008-12-29 | On die termination and method for controlling the same, semiconductor memory device including the same |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR20100077642A (en) |
-
2008
- 2008-12-29 KR KR1020080135650A patent/KR20100077642A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7859296B2 (en) | Calibration circuit, on die termination device and semiconductor memory device using the same | |
KR101045086B1 (en) | Termination circuit and inpedance matching device including the same | |
US7782078B2 (en) | On die termination circuit and method for calibrating the same | |
US7804323B2 (en) | Impedance matching circuit and semiconductor memory device with the same | |
KR100772533B1 (en) | On-die termination circuit and the driving method thereof | |
US8120381B2 (en) | Impedance adjusting device | |
US6456124B1 (en) | Method and apparatus for controlling impedance of an off-chip driver circuit | |
US7804324B2 (en) | Dynamically adjusting operation of a circuit within a semiconductor device | |
US7595645B2 (en) | Calibration circuit and semiconductor device incorporating the same | |
US8319519B2 (en) | Impedance code generation circuit and integrated circuit including the same | |
US20080100333A1 (en) | Impedance matching circuit of semiconductor memory device | |
KR20030096564A (en) | Semiconductor device | |
KR101006090B1 (en) | Semiconductor memory device | |
CN110390966B (en) | Termination circuit, semiconductor device and operating method thereof | |
KR100968419B1 (en) | Parallel Resistor Circuit and On Die Termination Device, On Die Termination Comprising The Same | |
KR101175245B1 (en) | Circuit for impedance adjusting and integrarted circuit chip including the same | |
KR100838366B1 (en) | Calibration circuit of on die termination device that can compensate offset | |
KR20090022043A (en) | Calibration circuit for on die termination device | |
KR100666930B1 (en) | Semiconductor memory device having on-die termination circuit | |
KR20100077642A (en) | On die termination and method for controlling the same, semiconductor memory device including the same | |
KR20100006887A (en) | Claibration circuit, on die termination device, and semiconductor memory device | |
KR20120099908A (en) | Impedance adjusting circuit | |
KR20190029205A (en) | Circuit for impedance adjusting and integrated circuit including the same | |
KR20070116363A (en) | On die termination apparatus of semiconductor memory | |
KR20090023833A (en) | On die termination device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |