KR20070105325A - 전자 병렬 처리 회로 - Google Patents

전자 병렬 처리 회로 Download PDF

Info

Publication number
KR20070105325A
KR20070105325A KR1020077018279A KR20077018279A KR20070105325A KR 20070105325 A KR20070105325 A KR 20070105325A KR 1020077018279 A KR1020077018279 A KR 1020077018279A KR 20077018279 A KR20077018279 A KR 20077018279A KR 20070105325 A KR20070105325 A KR 20070105325A
Authority
KR
South Korea
Prior art keywords
instruction
circuit
processing elements
control
sum
Prior art date
Application number
KR1020077018279A
Other languages
English (en)
Korean (ko)
Inventor
리차드 피. 클레이호스트
안테네 에이. 아보
세바스쳔 에프 무이
Original Assignee
코닌클리케 필립스 일렉트로닉스 엔.브이.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 코닌클리케 필립스 일렉트로닉스 엔.브이. filed Critical 코닌클리케 필립스 일렉트로닉스 엔.브이.
Publication of KR20070105325A publication Critical patent/KR20070105325A/ko

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30094—Condition code generation, e.g. Carry, Zero flag
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3887—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by a single instruction for multiple data lanes [SIMD]

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Image Processing (AREA)
KR1020077018279A 2005-02-14 2006-02-09 전자 병렬 처리 회로 KR20070105325A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP05101051 2005-02-14
EP05101051.0 2005-02-14

Publications (1)

Publication Number Publication Date
KR20070105325A true KR20070105325A (ko) 2007-10-30

Family

ID=36499314

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020077018279A KR20070105325A (ko) 2005-02-14 2006-02-09 전자 병렬 처리 회로

Country Status (6)

Country Link
US (1) US7904698B2 (zh)
EP (1) EP1851619A2 (zh)
JP (1) JP4469896B2 (zh)
KR (1) KR20070105325A (zh)
CN (1) CN101120310B (zh)
WO (1) WO2006085277A2 (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101984635B1 (ko) 2012-07-19 2019-05-31 삼성전자주식회사 어플리케이션을 고속으로 처리하는 연산 처리 장치 및 방법
CN110620636B (zh) * 2018-06-20 2022-05-17 富联精密电子(天津)有限公司 数据传输校验装置及方法
CN108985232A (zh) * 2018-07-18 2018-12-11 平安科技（深圳）有限公司 人脸图像比对方法、装置、计算机设备及存储介质
CN109214273A (zh) * 2018-07-18 2019-01-15 平安科技（深圳）有限公司 人脸图像比对方法、装置、计算机设备及存储介质

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56127266A (en) 1980-03-10 1981-10-05 Ibm Method of executing and controlling command stream
JPH01153189A (ja) 1987-12-11 1989-06-15 Matsushita Electric Ind Co Ltd アイロン収納ケースのロック装置
JP2793342B2 (ja) 1990-08-09 1998-09-03 株式会社東芝 演算処理装置
US5581778A (en) * 1992-08-05 1996-12-03 David Sarnoff Researach Center Advanced massively parallel computer using a field of the instruction to selectively enable the profiling counter to increase its value in response to the system clock
US5659722A (en) * 1994-04-28 1997-08-19 International Business Machines Corporation Multiple condition code branching system in a multi-processor environment
US5923862A (en) * 1997-01-28 1999-07-13 Samsung Electronics Co., Ltd. Processor that decodes a multi-cycle instruction into single-cycle micro-instructions and schedules execution of the micro-instructions
US5881274A (en) * 1997-07-25 1999-03-09 International Business Machines Corporation Method and apparatus for performing add and rotate as a single instruction within a processor
US6366999B1 (en) 1998-01-28 2002-04-02 Bops, Inc. Methods and apparatus to support conditional execution in a VLIW-based array processor with subword execution
US6622234B1 (en) * 1999-06-21 2003-09-16 Pts Corporation Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions
US20020083311A1 (en) * 2000-12-27 2002-06-27 Paver Nigel C. Method and computer program for single instruction multiple data management
US7127593B2 (en) 2001-06-11 2006-10-24 Broadcom Corporation Conditional execution with multiple destination stores
US6944744B2 (en) * 2002-08-27 2005-09-13 Advanced Micro Devices, Inc. Apparatus and method for independently schedulable functional units with issue lock mechanism in a processor

Also Published As

Publication number Publication date
JP2008530679A (ja) 2008-08-07
WO2006085277A3 (en) 2007-01-11
EP1851619A2 (en) 2007-11-07
WO2006085277A2 (en) 2006-08-17
JP4469896B2 (ja) 2010-06-02
CN101120310A (zh) 2008-02-06
CN101120310B (zh) 2010-06-09
US20080189515A1 (en) 2008-08-07
US7904698B2 (en) 2011-03-08

Similar Documents

Publication Publication Date Title
KR102413832B1 (ko) 벡터 곱셈 덧셈 명령
JP5668143B2 (ja) データ処理装置のデバッグ
US20070239975A1 (en) Programmable backward jump instruction prediction mechanism
US6304960B1 (en) Validating prediction for branches in a cluster via comparison of predicted and condition selected tentative target addresses and validation of branch conditions
JP2007526571A5 (zh)
US10514919B2 (en) Data processing apparatus and method for processing vector operands
JP2008071130A (ja) Ｓｉｍｄ型マイクロプロセッサ
US8838665B2 (en) Fast condition code generation for arithmetic logic unit
KR20010030587A (ko) 데이터 처리장치
JP2011096254A (ja) 乗累算演算を実行するための装置および方法
US10664280B2 (en) Fetch ahead branch target buffer
US20190114172A1 (en) An apparatus and method for managing address collisions when performing vector operations
KR20070105325A (ko) 전자 병렬 처리 회로
JP3749233B2 (ja) パイプラインでの命令実行方法及び装置
US20110154107A1 (en) Triggering workaround capabilities based on events active in a processor pipeline
US20040153785A1 (en) System and method for enabling selective execution of computer code
KR20200090103A (ko) 분기 예측기
CN111045730A (zh) 一种用于risc-v架构的硬件快速中断处理系统及其方法
US7600102B2 (en) Condition bits for controlling branch processing
US6990569B2 (en) Handling problematic events in a data processing apparatus
JP5939586B2 (ja) オーバーロードチェックを実行する命令
CN106990939B (zh) 修改数据处理单元的行为
KR101171423B1 (ko) 컴퓨터 아키텍쳐 상태 코드 세팅을 효율적으로 에뮬레이트하는 방법
US20210034362A1 (en) Data processing
US20180267803A1 (en) Computer Processor Employing Phases of Operations Contained in Wide Instructions

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application