KR20040013583A - Method for fabrication of liquid crystal display device - Google Patents
Method for fabrication of liquid crystal display device Download PDFInfo
- Publication number
- KR20040013583A KR20040013583A KR1020020046578A KR20020046578A KR20040013583A KR 20040013583 A KR20040013583 A KR 20040013583A KR 1020020046578 A KR1020020046578 A KR 1020020046578A KR 20020046578 A KR20020046578 A KR 20020046578A KR 20040013583 A KR20040013583 A KR 20040013583A
- Authority
- KR
- South Korea
- Prior art keywords
- liquid crystal
- film
- metal pattern
- hdp
- liner oxide
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/133357—Planarisation layers
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
- G02F2201/48—Flattening arrangements
Abstract
Description
본 발명은 액정표시(LCD : liquid crystal display) 소자의 제조 방법에 관한 것으로, 더욱 상세하게는 절연막으로 최상층의 금속 패턴 사이의 갭을 충진하여 상면을 평탄화하는 방법에 관한 것이다.The present invention relates to a method of manufacturing a liquid crystal display (LCD) device, and more particularly, to a method of flattening an upper surface by filling a gap between a metal pattern of an uppermost layer with an insulating film.
일반적으로 액정표시소자를 제조할 때 최상층의 금속 패턴 사이의 갭을 충진하여 상면을 평탄화하는 절연막 형성 공정으로서 주로 에스오지(SOG : spin on glass, 이하 SOG라 칭한다)를 이용하고, SOG막 상부에 캡핑(capping)막을 형성한 후 화학기계적 연마 및 에치백하여 평탄화한다.In general, when manufacturing a liquid crystal display device, an insulating film forming process for filling the gap between the metal patterns of the uppermost layer and flattening the upper surface is mainly used as SG (SOG: spin on glass, hereinafter referred to as SOG). After the capping film is formed, it is chemically polished and etched back to planarization.
SOG는 재료 자체가 갖는 점성을 이용하여 웨이퍼 표면에 액상으로 코팅시키는데, 이때 상온이상에서 액상의 유동성을 갖기 때문에 하부막이 단차를 갖고 있다하더라도 용이하게 평탄화된 막으로 형성할 수 있다. 웨이퍼 표면에 코팅된 액상은 베이크(bake) 및 경화(cure) 과정을 거쳐 원하는 성질을 갖는 막을 형성하게 된다.SOG is applied to the surface of the wafer as a liquid by using the viscosity of the material itself, and since the liquid has fluidity at room temperature or more, even if the lower layer has a step, it can be easily formed into a flattened film. The liquid phase coated on the wafer surface undergoes a bake and cure process to form a film having desired properties.
그러면, 종래 액정표시소자 제조 방법에 대해 첨부된 도면을 참조하여 개략적으로 설명한다.Next, a conventional liquid crystal display device manufacturing method will be described with reference to the accompanying drawings.
도 1a 내지 1c는 종래 액정표시소자 제조 방법을 도시한 단면도이다.1A to 1C are cross-sectional views illustrating a conventional method for manufacturing a liquid crystal display device.
먼저, 도 1a에 도시된 바와 같이, 반도체 기판의 구조물(1), 즉 개별 소자가 형성된 반도체 기판 또는 금속 배선층 상부에 층간절연막(2)을 형성하고, 층간절연막(2) 상에 알루미늄(Al)으로 이루어진 최상층 금속막을 형성하고 패터닝하여 반도체 소자의 회로 형성을 위한 최상층 금속 패턴(3)을 형성한다.First, as shown in FIG. 1A, an interlayer insulating film 2 is formed on a structure 1 of a semiconductor substrate, that is, a semiconductor substrate or a metal wiring layer on which individual elements are formed, and aluminum (Al) is formed on the interlayer insulating film 2. The uppermost metal layer 3 is formed and patterned to form the uppermost metal pattern 3 for forming a circuit of the semiconductor device.
다음, 화학기상증착법에 의해 최상층 금속 패턴(3) 상에 티이오에스(TEOS : tetraethyl orthosilicate) 라이너막(4)을 1000Å 정도 두께로 얇게 증착한 후, TEOS 라이너막(4) 상에 최상층 금속 패턴(3)간 갭을 완전히 매립하도록 SOG막(5)을 형성한다.Next, a thin layer of TEOS (TEOS: tetraethyl orthosilicate) liner (4) is deposited on the top layer metal pattern (3) to a thickness of about 1000 kPa by chemical vapor deposition, and then the top layer metal pattern (1) is deposited on the TEOS liner layer (4). 3) SOG film 5 is formed so as to completely fill the gaps therebetween.
다음, 열처리하여 SOG막(5)을 경화시킨다.Next, the SOG film 5 is cured by heat treatment.
다음, 화학기상증착법에 의해 SOG막(5) 상에 TEOS 캡핑막(6)을 형성한다.Next, the TEOS capping film 6 is formed on the SOG film 5 by chemical vapor deposition.
다음, 도 1b에 도시된 바와 같이, 최상층 금속 패턴(3) 상에 형성된 TEOS 라이너막(4) 및 TEOS 캡핑막(6)을 제거하는데, 먼저 화학기계적 연마 공정으로 TEOS 캡핑막(6)을 소정 두께 제거하여 상면을 평탄화시킨 후, 에치백(etch back) 공정으로 TEOS 캡핑막(6) 및 TEOS 라이너막(4)을 완전히 제거하고 최상층 금속 패턴(3)을 노출시킨다.Next, as shown in FIG. 1B, the TEOS liner film 4 and the TEOS capping film 6 formed on the uppermost metal pattern 3 are removed. First, the TEOS capping film 6 is removed by a chemical mechanical polishing process. After the thickness is removed to planarize the top surface, the TEOS capping layer 6 and the TEOS liner layer 4 are completely removed by an etch back process to expose the uppermost metal pattern 3.
그런데, 에치백 공정에서 TEOS에 비해 SOG막(5)의 식각률이 크기 때문에 SOG막(5)이 과도식각되어 움푹 패여 SOG막(5)이 최상층 금속 패턴(5)의 상면보다 더 하부에 위치하게 된다.However, since the etching rate of the SOG film 5 is larger than TEOS in the etch back process, the SOG film 5 is excessively etched and pitted so that the SOG film 5 is located below the upper surface of the uppermost metal pattern 5. do.
다음, 도 1c에 도시된 바와 같이, 노출된 최상층 금속 패턴(3)을 포함한 상부 전면에 액정층(7)을 도포하는데, 이 때 SOG막(5)의 과도식각으로 인해 액정층의 두께가 SOG막(5)의 상부에서는 두껍고 최상층 금속 패턴(3)의 상부에서는 얇다. 이와 같이 액정층의 두께가 균일하지 못하면 잔상이 남는 등 이미지의 선명도가 떨어지는 문제점이 있었다.Next, as shown in FIG. 1C, the liquid crystal layer 7 is applied to the entire upper surface including the exposed top metal pattern 3, wherein the thickness of the liquid crystal layer is SOG due to the excessive etching of the SOG film 5. It is thick at the top of the film 5 and thin at the top of the uppermost metal pattern 3. As such, if the thickness of the liquid crystal layer is not uniform, there is a problem in that the sharpness of the image is deteriorated, such as an afterimage remains.
또한, SOG(5)을 경화시키기 위한 열처리 공정 중에 최상층 금속 패턴(3)인 Al의 반사도가 저하되어 표시소자에서 요구하는 고반사율 요건을 충족시키지 못하는 문제점이 있었다.In addition, during the heat treatment process for curing the SOG 5, the reflectivity of Al, which is the uppermost metal pattern 3, is lowered, and thus there is a problem that the high reflectivity requirement required by the display device is not satisfied.
본 발명은 상기한 바와 같은 문제점을 해결하기 위한 것으로, 그 목적은 최상층 금속 패턴 간 갭을 충진하는 절연막이 최상층 금속 패턴의 상면과 동일한 높이를 가져 상면이 평탄화되도록 하는 데 있다.SUMMARY OF THE INVENTION The present invention has been made to solve the above problems, and an object thereof is to allow the insulating film filling the gap between the uppermost metal patterns to have the same height as the upper surface of the uppermost metal pattern so that the upper surface is flattened.
본 발명의 다른 목적은 SOG막의 경화를 위한 열처리 중에 최상층 금속 패턴을 이루는 Al의 반사도가 저하되는 것을 방지하는 데 있다.Another object of the present invention is to prevent the reflectivity of Al forming the uppermost metal pattern during the heat treatment for curing the SOG film.
도 1a 내지 1c는 종래 액정표시소자 제조 방법을 도시한 단면도이다.1A to 1C are cross-sectional views illustrating a conventional method for manufacturing a liquid crystal display device.
도 2a 내지 2c는 본 발명에 따른 액정표시소자 제조 방법을 도시한 단면도이다.2A through 2C are cross-sectional views illustrating a method of manufacturing a liquid crystal display device according to the present invention.
상기한 바와 같은 목적을 달성하기 위하여, 본 발명에서는 최상층 금속 패턴 간 갭을 충진할 때 고밀도 플라즈마(HDP : high density plasma) 공정을 이용하는것을 특징으로 한다.In order to achieve the above object, the present invention is characterized by using a high density plasma (HDP) process when filling the gap between the uppermost metal pattern.
이 때 HDP막은 에치백 공정에서도 과도식각되어 움푹 패이지 않으므로 상면이 평탄하게 형성될 수 있다.At this time, since the HDP film is excessively etched in the etch back process so that the HDP film is not recessed, the top surface may be formed flat.
즉, 본 발명에 따른 액정표시소자 제조 방법은, 반도체 기판의 구조물 상에 최상층 금속 패턴을 형성하고, 최상층 금속 패턴 상에 라이너 산화막을 형성하는 단계; 라이너 산화막 상에 최상층 금속 패턴 간 갭을 매립하도록 HDP막을 형성하는 단계; HDP막 및 라이너 산화막을 화학기계적 연마하여 평탄화한 후 에치백하여 최상층 금속 패턴을 노출시키는 단계; 노출된 최상층 금속 패턴을 포함하여 상부 전면에 액정층을 형성하는 단계를 포함하여 이루어진다.That is, the liquid crystal display device manufacturing method according to the present invention, forming a top metal pattern on the structure of the semiconductor substrate, and forming a liner oxide film on the top metal pattern; Forming an HDP film to fill the gap between the uppermost metal pattern on the liner oxide film; Chemically polishing and planarizing the HDP film and the liner oxide film to expose the uppermost metal pattern; And forming a liquid crystal layer on the upper entire surface including the exposed uppermost metal pattern.
여기서 라이너 산화막을 형성할 때에는 화학기상증착법에 의해 TEOS를 2000~3000Å의 두께로 형성하는 것이 바람직하다.In forming the liner oxide film, it is preferable to form TEOS at a thickness of 2000 to 3000 kPa by chemical vapor deposition.
이하, 본 발명에 따른 액정표시소자 제조 방법에 대해 첨부된 도면을 참조하여 상세히 설명한다.Hereinafter, a method of manufacturing a liquid crystal display device according to the present invention will be described in detail with reference to the accompanying drawings.
도 2a 내지 2c는 본 발명에 따른 액정표시소자 제조 방법을 도시한 단면도이다.2A through 2C are cross-sectional views illustrating a method of manufacturing a liquid crystal display device according to the present invention.
먼저, 도 2a에 도시한 바와 같이, 반도체 기판의 구조물(11), 즉 개별 소자가 형성된 반도체 기판 또는 금속 배선층 상부에 층간절연막(12)을 형성하고, 층간절연막(12) 상에 Al으로 이루어진 최상층 금속막을 형성하고 패터닝하여 반도체 소자의 회로 형성을 위한 최상층 금속 패턴(13)을 형성한다.First, as shown in FIG. 2A, an interlayer insulating film 12 is formed on a structure 11 of a semiconductor substrate, that is, a semiconductor substrate or a metal wiring layer on which individual elements are formed, and an uppermost layer made of Al on the interlayer insulating film 12. A metal film is formed and patterned to form the uppermost metal pattern 13 for circuit formation of the semiconductor device.
다음, 화학기상증착법에 의해 최상층 금속 패턴(13) 상에 TEOS 라이너막(14)을 2000~3000Å 정도 두께로 증착한다.Next, the TEOS liner film 14 is deposited to a thickness of about 2000 to 3000 kPa on the uppermost metal pattern 13 by chemical vapor deposition.
다음, TEOS 라이너막(14) 상에 최상층 금속 패턴(13)간 갭을 완전히 매립하도록 고밀도 플라즈마(HDP)막(15)을 형성한다.Next, a high density plasma (HDP) film 15 is formed on the TEOS liner film 14 so as to completely fill the gap between the uppermost metal patterns 13.
다음, 도 2b에 도시된 바와 같이, 최상층 금속 패턴(13) 상부에 형성된 HDP막(15) 및 TEOS 라이너막(14)을 제거하는데, 먼저 화학기계적 연마 공정으로 HDP막(15) 및 TEOS 라이너막(14)을 소정 두께 제거하여 상면을 평탄화시킨 후, 에치백 공정으로 나머지 HDP막(15) 및 TEOS 라이너막(14)을 완전히 제거하고 최상층 금속 패턴(13)을 노출시킨다.Next, as shown in FIG. 2B, the HDP film 15 and the TEOS liner film 14 formed on the uppermost metal pattern 13 are removed. First, the HDP film 15 and the TEOS liner film are formed by a chemical mechanical polishing process. After removing the predetermined thickness (14) to planarize the upper surface, the remaining HDP film 15 and the TEOS liner film 14 are completely removed by an etch back process to expose the uppermost metal pattern 13.
이 때, 최상층 금속 패턴(13) 간 갭을 충진하고 있는 HDP막(15)은 그 조직이 치밀하여 TEOS와 식각률이 비슷하기 때문에 최상층 금속 패턴(13)의 상면과 동일한 높이로 에치백되며 따라서 상면이 평탄화된다.At this time, the HDP film 15 filling the gap between the uppermost metal patterns 13 is etched back at the same height as the upper surface of the uppermost metal pattern 13 because its structure is dense and the etching rate is similar to that of TEOS. Is flattened.
다음, 도 2c에 도시된 바와 같이, 노출된 최상층 금속 패턴(13)을 포함한 상부 전면에 액정층(17)을 도포하는데, 이 때 평탄화된 상면 상에 액정층(17)을 도포하므로 액정층(17)의 두께는 균일하다.Next, as shown in FIG. 2C, the liquid crystal layer 17 is applied to the entire upper surface including the exposed top metal pattern 13, and the liquid crystal layer 17 is coated on the planarized top surface. 17) the thickness is uniform.
상술한 바와 같이, 본 발명에서는 HDP막으로 최상층 금속 패턴 간 갭을 충진하여 상면을 평탄화하고 그 상부에 액정층을 도포하므로, 액정층의 두께가 균일한 효과가 있으며, 따라서 선명한 화질의 액정표시소자를 제공하는 효과가 있다.As described above, in the present invention, the gap between the uppermost metal patterns is filled with the HDP film to planarize the upper surface and apply the liquid crystal layer on the upper surface, so that the thickness of the liquid crystal layer is uniform. Has the effect of providing.
또한, 본 발명에서는 SOG막을 사용하는 대신에 HDP막을 사용하기 때문에 종래 SOG막의 경화를 위한 열처리 공정이 필요치 않으며, 따라서 열처리 공정 중에Al의 반사도가 저하되는 일이 미연에 방지되는 효과가 있다.In addition, in the present invention, since the HDP film is used instead of the SOG film, the conventional heat treatment step for curing the SOG film is not required. Therefore, the Al reflectivity is lowered during the heat treatment step.
Claims (4)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020020046578A KR100801846B1 (en) | 2002-08-07 | 2002-08-07 | Method for fabrication of liquid crystal display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020020046578A KR100801846B1 (en) | 2002-08-07 | 2002-08-07 | Method for fabrication of liquid crystal display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20040013583A true KR20040013583A (en) | 2004-02-14 |
| KR100801846B1 KR100801846B1 (en) | 2008-02-11 |
Family
ID=37320891
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020020046578A KR100801846B1 (en) | 2002-08-07 | 2002-08-07 | Method for fabrication of liquid crystal display device |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR100801846B1 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101674098B1 (en) * | 2015-07-28 | 2016-11-08 | 재단법인대구경북과학기술원 | Smart window film comprising filler and the preparation method thereof |
| KR101696305B1 (en) * | 2015-07-28 | 2017-01-13 | 재단법인대구경북과학기술원 | Smart window film |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0955376A (en) * | 1995-08-15 | 1997-02-25 | Sony Corp | Plasma cvd method |
| JP4643786B2 (en) * | 2000-02-28 | 2011-03-02 | インテレクチュアル ベンチャーズ ホールディング ４５ リミティド ライアビリティ カンパニー | REFLECTIVE LIQUID CRYSTAL DISPLAY DEVICE MODULE, ITS MANUFACTURING METHOD, AND REFLECTIVE LIQUID CRYSTAL DISPLAY DEVICE |
| KR100598165B1 (en) * | 2000-08-31 | 2006-07-10 | 주식회사 하이닉스반도체 | Method For Forming The Contact Of Semi-conductor Device |
| KR100674903B1 (en) * | 2001-01-13 | 2007-01-26 | 삼성전자주식회사 | Method for forming a trench isolation of semiconductor devices |
-
2002
- 2002-08-07 KR KR1020020046578A patent/KR100801846B1/en not_active IP Right Cessation
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101674098B1 (en) * | 2015-07-28 | 2016-11-08 | 재단법인대구경북과학기술원 | Smart window film comprising filler and the preparation method thereof |
| KR101696305B1 (en) * | 2015-07-28 | 2017-01-13 | 재단법인대구경북과학기술원 | Smart window film |
Also Published As
| Publication number | Publication date |
|---|---|
| KR100801846B1 (en) | 2008-02-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2001242443A (en) | Liquid crystal display device and method of manufacturing the same | |
| US6211050B1 (en) | Fill pattern in kerf areas to prevent localized non-uniformities of insulating layers at die corners on semiconductor substrates | |
| JP2010282240A (en) | Reflective display | |
| KR100801846B1 (en) | Method for fabrication of liquid crystal display device | |
| KR20090037259A (en) | Spin coating apparatus and forming method of dielectric for semiconductor device | |
| KR100314806B1 (en) | Method for forming spin on glass layer | |
| US6159759A (en) | Method to form liquid crystal displays using a triple damascene technique | |
| JP2748612B2 (en) | Method for manufacturing semiconductor device | |
| JPH0758104A (en) | Manufacture of semiconductor device | |
| JP2716156B2 (en) | Method for manufacturing semiconductor device | |
| JPH04245628A (en) | Forming method of insulating film | |
| JP2007086816A (en) | Liquid crystal display device and its manufacturing method | |
| US6670209B1 (en) | Embedded metal scheme for liquid crystal display (LCD) application | |
| KR100536810B1 (en) | Method for manufacturing semiconductor device | |
| KR20040059928A (en) | Method for filling gap in fabrication of semiconductor device | |
| KR100598242B1 (en) | Fabricating method of flat displaying device in semiconductor device | |
| US6472316B1 (en) | Photolithography overlay control | |
| KR100497208B1 (en) | Formation method of trench in semiconductor device | |
| KR100536806B1 (en) | Method for manufacturing semiconductor device | |
| JPH05251430A (en) | Semiconductor device and manufacture thereof | |
| JP4064145B2 (en) | Manufacturing method of liquid crystal display device | |
| KR100275940B1 (en) | Method of fabricating an interlayer in semiconductor devices | |
| JPH0590263A (en) | Multilayer wiring forming method of semiconductor element | |
| JP2008009447A (en) | Liquid crystal display device and its manufacturing method | |
| JPH0897213A (en) | Manufacture of semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E701 | Decision to grant or registration of patent right | ||
| GRNT | Written decision to grant | ||
| FPAY | Annual fee payment |
Payment date: 20111220 Year of fee payment: 5 |
|
| LAPS | Lapse due to unpaid annual fee |