KR20030056005A - Multi-driving circuit of LCD driver for reducing variation of output signals and maintaining uniformly voltage level of output signals - Google Patents
Multi-driving circuit of LCD driver for reducing variation of output signals and maintaining uniformly voltage level of output signals Download PDFInfo
- Publication number
- KR20030056005A KR20030056005A KR1020010086156A KR20010086156A KR20030056005A KR 20030056005 A KR20030056005 A KR 20030056005A KR 1020010086156 A KR1020010086156 A KR 1020010086156A KR 20010086156 A KR20010086156 A KR 20010086156A KR 20030056005 A KR20030056005 A KR 20030056005A
- Authority
- KR
- South Korea
- Prior art keywords
- amplifier
- output
- voltage
- driving circuit
- output signals
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0243—Details of the generation of driving signals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0291—Details of output amplifiers or buffers arranged for use in a driving circuit
Abstract
Description
본 발명은 LCD(Liquid crystal display) 드라이버에 관한 것으로, 특히 LCD 드라이버의 멀티 드라이빙(Multi-driving) 회로에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a liquid crystal display (LCD) driver, and more particularly, to a multi-driving circuit of an LCD driver.
LCD 패널을 구동하기 위해서는 LCD 드라이버 반도체 집적회로가 사용된다. 따라서 사용되는 LCD 드라이버의 특성에 따라 LCD 패널에서의 화질이 달라질 수 있다. 특히 TFT LCD 드라이버에서 출력전압의 편차는 LCD 화질에 직접적인 영향을 미치는 요소로서, 출력전압의 편차가 작고(Low output variation) 레벨이 균일(High uniformity)해야 한다.In order to drive the LCD panel, an LCD driver semiconductor integrated circuit is used. Therefore, the image quality of the LCD panel may vary depending on the characteristics of the LCD driver used. In particular, the variation of the output voltage in the TFT LCD driver is a factor directly affecting the LCD image quality. The variation of the output voltage must be low and the level must be high uniformity.
그런데 종래기술에서는 일반적으로 출력전압을 구동하기 위하여 하나의 증폭기가 이용되는 데, 이러한 경우 출력전압의 편차가 커지고 그 레벨이 균일해지지 않을 수 있다.However, in the prior art, in general, one amplifier is used to drive an output voltage. In this case, the deviation of the output voltage becomes large and its level may not be uniform.
따라서 본 발명이 이루고자하는 기술적 과제는, LCD 드라이버에서 출력전압의 편차가 작고 그 레벨이 균일한 출력전압을 발생하는 멀티 드라이빙 회로를 제공하는 데 있다.Accordingly, an object of the present invention is to provide a multi-driving circuit for generating an output voltage having a small variation in output voltage and a uniform level in the LCD driver.
본 발명의 상세한 설명에서 인용되는 도면을 보다 충분히 이해하기 위하여 각 도면의 간단한 설명이 제공된다.BRIEF DESCRIPTION OF THE DRAWINGS In order to better understand the drawings cited in the detailed description of the invention, a brief description of each drawing is provided.
도 1은 본 발명에 따른 LCD 드라이버의 멀티 드라이빙 회로의 단위 셀을 나타낸다.1 illustrates a unit cell of a multi driving circuit of an LCD driver according to the present invention.
도 2는 도 1에 도시된 단위 셀을 이용하여 구성된 LCD 드라이버의 멀티 드리이빙 회로를 나타낸다.FIG. 2 illustrates a multi-driving circuit of the LCD driver configured using the unit cell shown in FIG. 1.
상기 기술적 과제를 달성하기 위한 본 발명의 일면에 따른 LCD 드라이버의 멀티 드라이빙 회로는, 소정의 전압을 분할하여 분할된 전압을 출력하는 전압 분할기, 상기 분할된 전압을 수신하여 증폭하고 출력단의 최종 목표전압을 트랙킹하는 제1증폭기, 및 상기 제1증폭기의 출력신호를 수신하여 증폭하고 상기 최종 목표전압의 특정 전압범위까지 구동하는 제2증폭기를 구비하는 것을 특징으로 한다.According to an aspect of the present invention, a multi-driving circuit of an LCD driver includes a voltage divider for dividing a predetermined voltage and outputting a divided voltage, and receiving and amplifying the divided voltage and a final target voltage of an output terminal. And a second amplifier receiving and amplifying the output signal of the first amplifier and driving the signal to a specific voltage range of the final target voltage.
상기 본 발명의 일면에 따른 멀티 드라이빙 회로는, 상기 제1증폭기의 출력단과 상기 제2증폭기의 입력단 사이에 연결되고 제1제어신호에 응답하는 제1전송회로, 상기 제2증폭기의 출력단과 상기 멀티 드라이빙 회로의 출력단 사이에 연결되고 제2제어신호에 응답하는 제2전송회로, 및 상기 제1증폭기의 출력단과 상기 멀티드라이빙 회로의 출력단 사이에 연결되고 제3제어신호에 응답하는 제3전송회로를 더 구비한다.The multi-driving circuit according to an aspect of the present invention includes a first transmission circuit connected between an output terminal of the first amplifier and an input terminal of the second amplifier and responsive to a first control signal, the output terminal of the second amplifier and the multi terminal. A second transmission circuit connected between an output terminal of the driving circuit and responsive to a second control signal, and a third transmission circuit connected between an output terminal of the first amplifier and an output terminal of the multi-driving circuit and responsive to a third control signal. It is further provided.
상기 기술적 과제를 달성하기 위한 본 발명의 다른 일면에 따른 LCD 드라이버의 멀티 드라이빙 회로는, 소정의 전압을 분할하여 분할된 전압을 출력하는 전압 분할기, 상기 분할된 전압을 수신하여 증폭하고 출력단의 최종 목표전압을 트랙킹하는 제1증폭기, 및 상기 제1증폭기의 출력신호를 수신하여 다수개의 출력패쓰중 어느 하나로 출력하는 디코더, 및 각각 상기 디코더의 각 출력패쓰에 연결되고 상기 출력패쓰를 통해 입력되는 상기 제1증폭기의 출력신호를 수신하여 증폭하고 상기 최종 목표전압의 특정 전압범위까지 구동하는 복수개의 제2증폭기를 구비하는 것을 특징으로 한다.According to another aspect of the present invention, a multi-driving circuit of an LCD driver includes a voltage divider for dividing a predetermined voltage and outputting a divided voltage, and receiving and amplifying the divided voltage and a final target of an output stage. A first amplifier for tracking a voltage, a decoder for receiving an output signal of the first amplifier and outputting the output signal to any one of a plurality of output paths, and each of the decoders connected to respective output paths of the decoder and input through the output paths; And a plurality of second amplifiers configured to receive and amplify the output signal of the one amplifier and to drive to a specific voltage range of the final target voltage.
본 발명과 본 발명의 동작 상의 잇점 및 본 발명의 실시에 의하여 달성되는 목적을 충분히 이해하기 위해서는 본 발명의 바람직한 실시예를 예시하는 첨부 도면 및 첨부 도면에 기재된 내용을 참조하여야만 한다.In order to fully understand the present invention, the operational advantages of the present invention, and the objects achieved by the practice of the present invention, reference should be made to the accompanying drawings illustrating preferred embodiments of the present invention and the contents described in the accompanying drawings.
이하, 첨부한 도면을 참조하여 본 발명의 바람직한 실시예를 설명함으로써, 본 발명을 상세히 설명한다. 각 도면에 제시된 동일한 참조부호는 동일한 부재를 나타낸다.Hereinafter, exemplary embodiments of the present invention will be described in detail with reference to the accompanying drawings. Like reference numerals in the drawings denote like elements.
도 1은 본 발명에 따른 LCD 드라이버의 멀티 드라이빙 회로의 단위 셀을 나타낸다.1 illustrates a unit cell of a multi driving circuit of an LCD driver according to the present invention.
도 1을 참조하면, 본 발명에 따른 멀티 드라이빙 회로의 단위 셀은 제1증폭기(11), 제2증폭기(12), 및 전송회로들(13,14,15)을 구비한다.전송회로들(13,14,15)은 트랜스미션 게이트(Transmission gate)로 구성된다.Referring to FIG. 1, a unit cell of a multi driving circuit according to the present invention includes a first amplifier 11, a second amplifier 12, and transmission circuits 13, 14, and 15. 13, 14, and 15 are composed of a transmission gate.
제1증폭기(11)는 최종 출력신호(Yn(m))의 목표전압을 미세하게 트랙킹(Tracking)하는 증폭기로서 전압 분할기(Voltage divider)(미도시)로부터 출력되는 전압(V(m))을 수신하여 증폭한다. 제1증폭기(11)는 최종 출력신호(Yn(m))의 목표전압을 미세하게 트랙킹해야 하므로 오프셋 전압(Offset voltage)이 작고 이득(Gain) 및 구동능력(Driving capability)이 크도록 설계된다.The first amplifier 11 is an amplifier that finely tracks the target voltage of the final output signal Yn (m) and outputs a voltage V (m) output from a voltage divider (not shown). Receive and amplify. Since the first amplifier 11 needs to finely track the target voltage of the final output signal Yn (m), the first amplifier 11 is designed to have a small offset voltage and a large gain and driving capability.
제2증폭기(12)는 일정시간 동안 상기 목표전압의 특정 전압범위(Range)까지 구동하는 증폭기로서 제1제어신호(C1)의 활성화에 응답하여 제1전송회로(13)가 턴온될 때 제1증폭기(11)의 출력신호를 수신하여 증폭한다. 제2증폭기(12)는 미세 트랙킹이 필요하지 않으므로 주파수 보상용 커패시터를 사용할 필요가 없으며 단지 고슬루율(High slew rate)을 갖도록 설계된다.The second amplifier 12 is an amplifier which drives to a specific voltage range of the target voltage for a predetermined time, when the first transmission circuit 13 is turned on in response to the activation of the first control signal C1. The output signal of the amplifier 11 is received and amplified. The second amplifier 12 does not require fine tracking and therefore does not require the use of frequency compensation capacitors and is only designed to have a high slew rate.
제2증폭기(12)의 출력신호는 제2제어신호(C2)의 활성화에 응답하여 제2전송회로(14)가 턴온될 때 최종 출력신호(Yn(m))로서 출력된다. 제1증폭기(11)의 출력신호는 제3제어신호(C3)의 활성화에 응답하여 제3전송회로(15)가 턴온될 때 최종 출력신호(Yn(m))로서 출력된다.The output signal of the second amplifier 12 is output as the final output signal Yn (m) when the second transmission circuit 14 is turned on in response to the activation of the second control signal C2. The output signal of the first amplifier 11 is output as the final output signal Yn (m) when the third transmission circuit 15 is turned on in response to the activation of the third control signal C3.
도 2는 도 1에 도시된 단위 셀을 이용하여 구성된 LCD 드라이버의 멀티 드리이빙 회로를 나타낸다.FIG. 2 illustrates a multi-driving circuit of the LCD driver configured using the unit cell shown in FIG. 1.
도 2를 참조하면, 본 발명에 따른 멀티 드라이빙 회로는, 전압 분할기(20), 공통으로 사용되는 하나의 제1증폭기(21), 복수개의 제2증폭기들(22a,22b,22c), 복수개의 제1전송회로들(23a,23b,23c), 복수개의 제2전송회로들(24a,24b,24c), 복수개의 제3전송회로들(25a,25b,25c), 및 디코더(26)를 구비한다.Referring to FIG. 2, the multi-driving circuit according to the present invention includes a voltage divider 20, a first amplifier 21 commonly used, a plurality of second amplifiers 22a, 22b, and 22c, and a plurality of First transmission circuits 23a, 23b, 23c, a plurality of second transmission circuits 24a, 24b, 24c, a plurality of third transmission circuits 25a, 25b, 25c, and a decoder 26 are provided. do.
도 3에서는 3개의 제2증폭기들, 3개의 제1전송회로들, 3개의 제2전송회로들, 3개의 제3전송회로들이 도시되어 있으며 전송회로들은 트랜스미션 게이트(Transmission gate)로 구성된다.In FIG. 3 three second amplifiers, three first transmission circuits, three second transmission circuits, and three third transmission circuits are shown, and the transmission circuits are composed of a transmission gate.
전압 분할기(20)는 소정의 전압을 분할하여 분할된 전압(V(m))을 출력한다. 제1증폭기(21)는 도 1에 도시된 제1증폭기(11)와 동일하며 최종 출력신호들(Y1,Y2,Y3)의 목표전압을 미세하게 트랙킹하기 위한 것으로서 전압 분할기(20)로부터 출력되는 전압(V(m))을 수신하여 증폭한다.The voltage divider 20 divides a predetermined voltage and outputs the divided voltage V (m). The first amplifier 21 is the same as the first amplifier 11 shown in FIG. 1 and is used to finely track the target voltages of the final output signals Y1, Y2, and Y3, and is output from the voltage divider 20. The voltage V (m) is received and amplified.
디코더(26)는 단위 디코더들(26a,26b,26c)을 포함하여 구성되고 제1증폭기(21)의 출력신호를 수신하여 출력패쓰들(D1,D2,D3)중 어느 하나로 출력한다. 제2증폭기들(22a,22b,22c)은 도 1에 도시된 제2증폭기(12)와 동일한 것으로서 제1전송회로들(23a,23b,23c)을 통해 단위 디코더들(26a,26b,26c)의 출력단들, 즉 출력패쓰들(D1,D2,D3)에 각각 연결된다.The decoder 26 includes unit decoders 26a, 26b, and 26c and receives an output signal of the first amplifier 21 and outputs it to one of the output paths D1, D2, and D3. The second amplifiers 22a, 22b, 22c are the same as the second amplifier 12 shown in FIG. 1 and are unit decoders 26a, 26b, 26c through the first transmission circuits 23a, 23b, 23c. Are connected to the output terminals of the output paths D1, D2, and D3, respectively.
제어신호(C11) 및 제어신호(C21)의 활성화에 응답하여 전송회로(23a) 및 전송회로(24a)가 턴온될 때는, 제2증폭기(22a)는 출력패쓰(D1)로부터 출력되는 신호, 즉 제1증폭기(21)의 출력신호를 수신하여 증폭하고 출력신호(Y1)의 목표전압의 특정 전압범위까지 구동한다. 제어신호(C31)의 활성화에 응답하여 전송회로(25a)가 턴온될 때는, 출력패쓰(D1)로부터 출력되는 신호, 즉 제1증폭기(21)의 출력신호가 최종 출력신호(Y1)로서 출력된다.When the transmission circuit 23a and the transmission circuit 24a are turned on in response to the activation of the control signal C11 and the control signal C21, the second amplifier 22a is output from the output path D1, i.e. The output signal of the first amplifier 21 is received and amplified and driven to a specific voltage range of the target voltage of the output signal Y1. When the transmission circuit 25a is turned on in response to the activation of the control signal C31, a signal output from the output path D1, that is, an output signal of the first amplifier 21 is output as the final output signal Y1. .
제어신호(C12) 및 제어신호(C22)의 활성화에 응답하여 전송회로(23b) 및 전송회로(24b)가 턴온될 때는, 제2증폭기(22b)는 출력패쓰(D2)로부터 출력되는 신호, 즉 제1증폭기(21)의 출력신호를 수신하여 증폭하고 출력신호(Y2)의 목표전압의 특정 전압범위까지 구동한다. 제어신호(C32)의 활성화에 응답하여 전송회로(25b)가 턴온될 때는, 출력패쓰(D2)로부터 출력되는 신호, 즉 제1증폭기(21)의 출력신호가 최종 출력신호(Y2)로서 출력된다.When the transmission circuit 23b and the transmission circuit 24b are turned on in response to the activation of the control signal C12 and the control signal C22, the second amplifier 22b is a signal output from the output path D2, that is, The output signal of the first amplifier 21 is received and amplified and driven to a specific voltage range of the target voltage of the output signal Y2. When the transmission circuit 25b is turned on in response to the activation of the control signal C32, a signal output from the output path D2, that is, an output signal of the first amplifier 21, is output as the final output signal Y2. .
제어신호(C13) 및 제어신호(C23)의 활성화에 응답하여 전송회로(23c) 및 전송회로(24c)가 턴온될 때는, 제2증폭기(22c)는 출력패쓰(D3)로부터 출력되는 신호, 즉 제1증폭기(21)의 출력신호를 수신하여 증폭하고 출력신호(Y3)의 목표전압의 특정 전압범위까지 구동한다. 제어신호(C33)의 활성화에 응답하여 전송회로(25c)가 턴온될 때는, 출력패쓰(D3)로부터 출력되는 신호, 즉 제1증폭기(21)의 출력신호가 최종 출력신호(Y3)로서 출력된다.When the transmission circuit 23c and the transmission circuit 24c are turned on in response to the activation of the control signal C13 and the control signal C23, the second amplifier 22c is a signal output from the output path D3, that is, The output signal of the first amplifier 21 is received and amplified and driven to a specific voltage range of the target voltage of the output signal Y3. When the transmission circuit 25c is turned on in response to the activation of the control signal C33, a signal output from the output path D3, that is, an output signal of the first amplifier 21 is output as the final output signal Y3. .
이상에서와 같이 본 발명에 따른 멀티 드라이빙 회로에서는 최종 목표전압을 미세하게 트랙킹하는 제1증폭기와 일정시간 동안 상기 목표전압의 특정 전압범위(Range)까지 구동하는 제2증폭기를 별도로 동작시킨다. 또한 공통으로 사용되는 하나의 제1증폭기가 다수개의 제2증폭기들을 구동한다. 즉 멀티 출력들을 구동한다. 따라서 최종 출력신호들(Y1,Y2,Y3)의 전압편차가 줄어들고 그 레벨이 균일하게 유지된다.As described above, the multi-driving circuit according to the present invention separately operates the first amplifier for finely tracking the final target voltage and the second amplifier for driving to a specific voltage range of the target voltage for a predetermined time. In addition, one commonly used first amplifier drives a plurality of second amplifiers. It drives multiple outputs. Therefore, the voltage deviation of the final output signals Y1, Y2, Y3 is reduced and the level is kept uniform.
이상 도면과 명세서에서 최적 실시예가 개시되었다. 여기서 특정한 용어들이 사용되었으나, 이는 단지 본 발명을 설명하기 위한 목적에서 사용된 것이지 의미한정이나 특허청구범위에 기재된 본 발명의 범위를 제한하기 위하여 사용된 것은 아니다. 그러므로 본 기술 분야의 통상의 지식을 가진 자라면 이로부터 다양한 변형 및 균등한 타 실시예가 가능하다는 점을 이해할 것이다. 따라서, 본 발명의 진정한 기술적 보호 범위는 첨부된 특허청구범위의 기술적 사상에 의해 정해져야 할 것이다.The best embodiment has been disclosed in the drawings and specification above. Although specific terms have been used herein, they are used only for the purpose of describing the present invention and are not intended to limit the scope of the invention as defined in the claims or the claims. Therefore, those skilled in the art will understand that various modifications and equivalent other embodiments are possible from this. Therefore, the true technical protection scope of the present invention will be defined by the technical spirit of the appended claims.
상술한 바와 같이 본 발명에 따른 LCD 드라이버의 멀티 드라이빙 회로는 출력신호들의 전압편차를 줄이고 그 레벨을 균일하게 유지하는 장점이 있다.As described above, the multi-driving circuit of the LCD driver according to the present invention has the advantage of reducing the voltage deviation of the output signals and maintaining the level uniformly.
Claims (3)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020010086156A KR20030056005A (en) | 2001-12-27 | 2001-12-27 | Multi-driving circuit of LCD driver for reducing variation of output signals and maintaining uniformly voltage level of output signals |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020010086156A KR20030056005A (en) | 2001-12-27 | 2001-12-27 | Multi-driving circuit of LCD driver for reducing variation of output signals and maintaining uniformly voltage level of output signals |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR20030056005A true KR20030056005A (en) | 2003-07-04 |
Family
ID=32214228
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020010086156A KR20030056005A (en) | 2001-12-27 | 2001-12-27 | Multi-driving circuit of LCD driver for reducing variation of output signals and maintaining uniformly voltage level of output signals |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR20030056005A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7852304B2 (en) | 2006-07-20 | 2010-12-14 | Solomon Systech Limited | Driving circuit, system, and method to improve uniformity of column line outputs in display systems |
-
2001
- 2001-12-27 KR KR1020010086156A patent/KR20030056005A/en not_active Application Discontinuation
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7852304B2 (en) | 2006-07-20 | 2010-12-14 | Solomon Systech Limited | Driving circuit, system, and method to improve uniformity of column line outputs in display systems |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7760199B2 (en) | Source driver controlling slew rate | |
| US20060125759A1 (en) | Output buffer of a source driver in a Liquid Crystal Display having a high slew rate and a method of controlling the output buffer | |
| US7646371B2 (en) | Driver circuit, electro-optical device, and electronic instrument | |
| KR100982349B1 (en) | Circuits for increasing operational speed of amplification circuit | |
| US8963640B2 (en) | Amplifier for output buffer and signal processing apparatus using the same | |
| US7432922B2 (en) | Source driver and source driving method | |
| US7327297B2 (en) | Source driver of liquid crystal display and the driving method | |
| US20050068105A1 (en) | Differential AB class amplifier circuit and drive circuit using the same | |
| KR100866968B1 (en) | Source driver in liquid crystal display device, output buffer included in source driver, and method of operating output buffer | |
| US7573333B2 (en) | Amplifier and driving circuit using the same | |
| US8031159B2 (en) | Driving circuit for TFT liquid crystal display | |
| US7852308B2 (en) | Source driver and driving method thereof | |
| EP1056070A2 (en) | Drive circuit and drive circuit system for capacitive load | |
| US7592993B2 (en) | Source driver capable of controlling source line driving signals in a liquid crystal display device | |
| JP4408715B2 (en) | Driving circuit and processing circuit | |
| US7282990B2 (en) | Operational amplifier for output buffer and signal processing circuit using the same | |
| US7486267B2 (en) | Output devices and display devices utilizing same | |
| KR100498489B1 (en) | Liquid crystal display source driving circuit with structure providing reduced size | |
| US20110210791A1 (en) | Integrated circuit devices having a data controlled amplifier and methods of operating the same | |
| KR100482312B1 (en) | Operational amplifier | |
| KR100723481B1 (en) | Output buffer having improved slew rate of output signal in source driver of liquid crystal display | |
| KR20030056005A (en) | Multi-driving circuit of LCD driver for reducing variation of output signals and maintaining uniformly voltage level of output signals | |
| US7342452B2 (en) | Control circuit for operational amplifier and method thereof | |
| US20080116942A1 (en) | Drive voltage generator | |
| US5455531A (en) | Flip-flop circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| WITN | Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid |