KR20030000488A - Polishing pad of semiconductor device - Google Patents
Polishing pad of semiconductor device Download PDFInfo
- Publication number
- KR20030000488A KR20030000488A KR1020010036283A KR20010036283A KR20030000488A KR 20030000488 A KR20030000488 A KR 20030000488A KR 1020010036283 A KR1020010036283 A KR 1020010036283A KR 20010036283 A KR20010036283 A KR 20010036283A KR 20030000488 A KR20030000488 A KR 20030000488A
- Authority
- KR
- South Korea
- Prior art keywords
- pad
- semiconductor device
- hard
- polishing
- polishing pad
- Prior art date
Links
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B24—GRINDING; POLISHING
- B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
- B24B37/00—Lapping machines or devices; Accessories
- B24B37/11—Lapping tools
- B24B37/20—Lapping pads for working plane surfaces
- B24B37/26—Lapping pads for working plane surfaces characterised by the shape of the lapping pad surface, e.g. grooved
Landscapes
- Engineering & Computer Science (AREA)
- Mechanical Engineering (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
Abstract
Description
본 발명은 반도체소자의 연마패드에 관한 것으로서, 보다 상세하게 화학적 기계적 연마공정에서 단차 제거와 균일도를 모두 만족시키는 반도체소자의 연마패드에 관한 것이다.The present invention relates to a polishing pad of a semiconductor device, and more particularly to a polishing pad of a semiconductor device that satisfies both the step removal and uniformity in the chemical mechanical polishing process.
반도체소자가 고집적화됨에 따라 소자의 형성공정중 단차 의 발생이 증가하면서, 사진공정이 더욱 더 어렵게 되었다. 그런 이유로 평탄화 공정의 중요성은 날로 증가되고 있다.As semiconductor devices have been highly integrated, the generation of steps in the device formation process has increased, making the photolithography process even more difficult. That is why the importance of the planarization process is increasing day by day.
최근 각광 받고 있는 화학적 기계적 연마(chemical mechanical polishing,이하 CMP 라 함)공정은 이에 적합한 공정이라 할 수 있으나, 직접 웨이퍼의 표면을 물리적인 마찰에 의해 식각하기 때문에 파티클(particle)이 많이 발생하고, 미세한 패턴을 보호하는 데에 문제점이 발생하였다. 특히, 웨이퍼 상의 막질 식각의 균일성 확보에 많은 어려움이 있다.The chemical mechanical polishing (CMP) process, which has recently been in the spotlight, may be a suitable process. However, since the surface of the wafer is directly etched by physical friction, particles are generated and fine. There was a problem protecting the pattern. In particular, there are many difficulties in ensuring the uniformity of the film quality etching on the wafer.
반도체 박막의 평탄화 방법 중에 하나인 CMP 공정에서 식각 균일성에 가장 크게 해를 끼치는 부분은 웨이퍼의 가장자리 부위가 과도하게 연마되는 현상이다. 상기와 같이 웨이퍼의 가장자리가 과도하게 연마되는 현상은, 애초의 식각면에 비해서 50 %, 많게는 100 % 가까이 발생되고 있다.In the CMP process, which is one of the planarization methods of the semiconductor thin film, the most damaging portion of the etching uniformity is a phenomenon in which the edge of the wafer is excessively polished. As described above, the phenomenon in which the edge of the wafer is excessively polished has occurred 50% and as much as 100% compared to the original etching surface.
이하, 첨부된 도면을 참고로 하여 상세히 설명하기로 한다.Hereinafter, with reference to the accompanying drawings will be described in detail.
도 1 은 소프트 패드를 이용한 CMP공정을 나타내는 도면으로, 단차를 갖는 연마대상막(13)을 소프트 패드(11)를 이용하여 CMP하는 것을 나타낸다. 이때, 상기 소프트 패드(11)는 상기 연마대상막(13)에서 단차가 높은 부분과 낮은 부분에 각각 다르게 다르게 닿는다. (도 1 참조)FIG. 1 is a view showing a CMP process using a soft pad, which shows that the polishing target film 13 having a step is CMP using the soft pad 11. In this case, the soft pads 11 differently contact portions of the high and low portions of the film 13 to be polished differently. (See Figure 1)
도 2 는 하드 패드를 이용한 화학적 기계적 연마공정을 나타내는 도면으로, 단차를 갖는 연마대상막(23)을 하드 패드(21)를 이용하여 CMP하는 것을 나타낸다. (도 2 참조)FIG. 2 is a diagram illustrating a chemical mechanical polishing process using a hard pad, showing that the polishing target film 23 having a step is CMP using the hard pad 21. (See Figure 2)
상기와 같은 종래기술에 따른 반도체소자의 연마패드는 소프트 패드를 사용하여 CMP공정을 진행하는 경우 연마대상막의 단차에 닿는 부분이 다르기 때문에 균일하게 연마는 되지만 단차를 제거하기 어렵고, 하드 패드를 사용하여 CMP공정을 진행하는 경우 단차를 제거하기 용이하지만 균일하게 연마하는 것이 어렵기 때문에도 2 의 ⓧ와 ⓨ부분과 같이 연마대상막에 높이 차이가 나서 연마대상막의 신뢰성을 저하시키고, 그로 인하여 후속공정을 곤란하게 하는 문제점이 있다.The polishing pad of the semiconductor device according to the prior art as described above is uniformly polished because the parts of the film to be polished are different when the CMP process is performed using the soft pad, but it is difficult to remove the steps. When the CMP process is performed, it is easy to remove the step, but since it is difficult to uniformly polish, the difference in height between the film to be polished is reduced, as shown in the ⓧ and ⓨ parts of FIG. 2, thereby lowering the reliability of the film to be polished. There is a problem that makes it difficult.
본 발명은 상기한 종래기술의 문제점을 해결하기 위하여, 소프트 패드에 하드 패드 조각을 부착시켜 연마대상막의 단차를 제거하기 용이하고 균일하게 연마할 수 있는 반도체소자의 연마패드를 제공하는데 그 목적이 있다.SUMMARY OF THE INVENTION In order to solve the above problems of the prior art, an object of the present invention is to provide a polishing pad of a semiconductor device which can be polished easily and uniformly by attaching a hard pad piece to a soft pad to remove the step of the polishing target film. .
도 1 은 소프트 패드를 이용한 화학적 기계적 연마공정을 나타내는 도면.1 is a diagram illustrating a chemical mechanical polishing process using a soft pad.
도 2 는 하드 패드를 이용한 화학적 기계적 연마공정을 나타내는 도면.2 is a view showing a chemical mechanical polishing process using a hard pad.
도 3 은 본 발명에 따른 반도체소자의 연마패드를 나타내는 도면.3 is a view showing a polishing pad of a semiconductor device according to the present invention.
< 도면의 주요부분에 대한 부호의 설명 ><Description of Symbols for Major Parts of Drawings>
11, 31 : 소프트 패드 13, 23 : 연마대상막11, 31: soft pads 13, 23: polishing target film
21, 33 : 하드 패드21, 33: hard pad
이상의 목적을 달성하기 위하여 본 발명에 따른 반도체소자의 연마패드는,In order to achieve the above object, the polishing pad of a semiconductor device according to the present invention,
반도체소자의 연마패드에 있어서,In a polishing pad of a semiconductor device,
소프트 패드에 일정 간격 이격되어 하드 패드 조각이 부착되는 것을 특징으로 한다.It is characterized in that the hard pad pieces are attached to the soft pad spaced at a predetermined interval.
이하, 첨부된 도면을 참고로 하여 본 발명에 따른 상세한 설명을 하기로 한다.Hereinafter, with reference to the accompanying drawings will be described in detail according to the present invention.
도 3 은 본 발명에 따른 반도체소자의 연마패드를 도시한 도면으로서, 소프트 패드(31)에 일정 간격 이격되어 하드 패드(33)가 부착되어 있는 것을 도시한다. 이때, 상기 하드 패드(33)는 1 ∼ 10㎜ 크기로서 1 ∼ 10㎜ 만큼 이격되어 형성된다. 또한, 상기 하드 패드(33)는 원형, 사각형 등 여러 가지 형태를 갖는다. (도 3 참조)3 is a view illustrating a polishing pad of a semiconductor device according to the present invention, in which a hard pad 33 is attached to the soft pad 31 at regular intervals. In this case, the hard pads 33 are 1 to 10 mm in size and are spaced apart by 1 to 10 mm. In addition, the hard pad 33 may have various shapes such as a circle and a rectangle. (See Figure 3)
이상에서 설명한 바와 같이 본 발명에 따른 반도체소자의 연마패드는, 소프트 패드에 일정 간격 이격시켜 하드 패드를 부착시킴으로써 CMP공정 시 단차 제거를 용이하게 하고 CMP공정 후 연마 균일도를 향상시켜 연마대상막의 신뢰성을 향상시키고 후속공정을 용이하게 하는 이점이 있다.As described above, in the polishing pad of the semiconductor device according to the present invention, the hard pads are attached to the soft pads at regular intervals to facilitate step removal during the CMP process, and to improve polishing uniformity after the CMP process, thereby improving reliability of the film to be polished. There is an advantage to improving and facilitating subsequent processes.
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020010036283A KR20030000488A (en) | 2001-06-25 | 2001-06-25 | Polishing pad of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020010036283A KR20030000488A (en) | 2001-06-25 | 2001-06-25 | Polishing pad of semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
KR20030000488A true KR20030000488A (en) | 2003-01-06 |
Family
ID=27710952
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020010036283A KR20030000488A (en) | 2001-06-25 | 2001-06-25 | Polishing pad of semiconductor device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR20030000488A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112428126A (en) * | 2020-11-16 | 2021-03-02 | 连城凯克斯科技有限公司 | Polishing equipment for semiconductor crystal production |
CN112518804A (en) * | 2021-01-14 | 2021-03-19 | 成都昌碧宣亚商贸有限公司 | High-efficient self-cleaning device of manipulator |
-
2001
- 2001-06-25 KR KR1020010036283A patent/KR20030000488A/en not_active Application Discontinuation
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112428126A (en) * | 2020-11-16 | 2021-03-02 | 连城凯克斯科技有限公司 | Polishing equipment for semiconductor crystal production |
CN112518804A (en) * | 2021-01-14 | 2021-03-19 | 成都昌碧宣亚商贸有限公司 | High-efficient self-cleaning device of manipulator |
CN112518804B (en) * | 2021-01-14 | 2022-10-11 | 重庆云海机械制造有限公司 | High-efficient self-cleaning device of manipulator |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2001071796A3 (en) | Method for electrochemical polishing of a conductive material | |
JPS63250853A (en) | Method of levelling material layer | |
US6090688A (en) | Method for fabricating an SOI substrate | |
TWI242242B (en) | Apparatus and method for fabricating semiconductor devices | |
KR20030000488A (en) | Polishing pad of semiconductor device | |
KR100307276B1 (en) | Polishing method | |
US20030073383A1 (en) | Polishing platen of chemical mechanical polishing apparatus and planarization method using the same | |
US9457450B2 (en) | Pad conditioning tool | |
KR100669101B1 (en) | Method of manufacturing a pattern structure and Method of manufacturing a trench using the same | |
US20150021498A1 (en) | Chemical mechanical polishing retaining ring methods and apparatus | |
CN100565812C (en) | In metal and multi crystal silicon chemical mechanical milling, reduce the method for big pattern depression | |
KR101554829B1 (en) | Retainer Ring and Carrier Head for CMP | |
US6806200B2 (en) | Method of improving etch uniformity in deep silicon etching | |
US20030232502A1 (en) | Method of manufacturing semiconductor device | |
US7025891B2 (en) | Method of polishing C4 molybdenum masks to remove molybdenum peaks | |
KR100914605B1 (en) | Method for manufacturing of silicon wafer improved in nanotopography | |
KR20100074826A (en) | Method of forming laser mark in wafer | |
US6350660B1 (en) | Process for forming a shallow trench isolation | |
JP2000091278A (en) | Manufacture of semiconductor device | |
KR100611122B1 (en) | Method for removing scratch and method for forming pattern in a semiconductor device using the removing method | |
KR980012155A (en) | Pad conditioner | |
TW530345B (en) | Method to from contact-areas in integrated circuits | |
US6465156B1 (en) | Method for mitigating formation of silicon grass | |
KR100781871B1 (en) | Method of forming field oxide of semiconductor device | |
KR20000073223A (en) | Method of grinding semiconductor wafer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
N231 | Notification of change of applicant | ||
WITN | Withdrawal due to no request for examination |