KR20000064127A - Receiver of Satellite Broadcasting Simplified Main Control Part of a Hard Ware - Google Patents

Receiver of Satellite Broadcasting Simplified Main Control Part of a Hard Ware Download PDF

Info

Publication number
KR20000064127A
KR20000064127A KR1020000048859A KR20000048859A KR20000064127A KR 20000064127 A KR20000064127 A KR 20000064127A KR 1020000048859 A KR1020000048859 A KR 1020000048859A KR 20000048859 A KR20000048859 A KR 20000048859A KR 20000064127 A KR20000064127 A KR 20000064127A
Authority
KR
South Korea
Prior art keywords
chip
memory
satellite broadcasting
hardware
mpeg
Prior art date
Application number
KR1020000048859A
Other languages
Korean (ko)
Inventor
최세영
Original Assignee
최세영
화인정보테크 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 최세영, 화인정보테크 주식회사 filed Critical 최세영
Priority to KR1020000048859A priority Critical patent/KR20000064127A/en
Publication of KR20000064127A publication Critical patent/KR20000064127A/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/20—Adaptations for transmission via a GHz frequency band, e.g. via satellite
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04H—BROADCAST COMMUNICATION
    • H04H40/00—Arrangements specially adapted for receiving broadcast information
    • H04H40/18—Arrangements characterised by circuits or components specially adapted for receiving
    • H04H40/27—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95
    • H04H40/90—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for satellite broadcast receiving
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/60—Network structure or processes for video distribution between server and client or between remote clients; Control signalling between clients, server and network components; Transmission of management data between server and client, e.g. sending from server to client commands for recording incoming content stream; Communication details between server and client 
    • H04N21/61—Network physical structure; Signal processing
    • H04N21/6106—Network physical structure; Signal processing specially adapted to the downstream path of the transmission network
    • H04N21/6143—Network physical structure; Signal processing specially adapted to the downstream path of the transmission network involving transmission via a satellite

Abstract

PURPOSE: A satellite broadcasting receiver is provided to simplify a motion picture experts group(MPEG) IC chip into a one large-scale chip so as to improve a transmission speed. CONSTITUTION: In the satellite broadcasting receiver having a main adjustment part of a hardware, a MPEG IC chip(1), which drives overall hardware for inputting and outputting audio/video, is simplified into one large-scale chip. As a result, a fresh memory IC chip(5), a memory IC chip(6), non-memory IC chips(3,4), an oscillating device IC chip(2) and extra components are equipped in minimum. The result facilitates input/output of audio and video.

Description

하드웨어의 주조정부를 단순화한 위성방송수신기{Receiver of Satellite Broadcasting Simplified Main Control Part of a Hard Ware}Receiver of Satellite Broadcasting Simplified Main Control Part of a Hard Ware}

본 발명은 하드웨어의 메인 컨트롤파트를 단순화한 위성방송수신기에 관한 것이다.The present invention relates to a satellite broadcast receiver that simplifies the main control part of the hardware.

종래의 위성방송수신기용 하드웨어의 메인 컨트롤파트(main control part)는 전반적인 하드웨어를 구동시키는 엠펙 집적회로칩(MPEG Intergrated Circut chip ;MPEG IC chip)(10a)(10b)을 소형으로 두개씩 장착하고 주변 IC칩 예컨데, 발진장치 집적회로(20a)(20b), 비메모리 집적회로(30a)(30b)(40a)(40b), 프레쉬 메모리 집적회로(50a)(50b) 및 메모리 집적회로(60a)(60b) 및 기타부품(70a)(70b)....들도 소형을 다수개씩 장착하여 오디오와 비디오를 따로 입,출력을 시켰기 때문에 메인 컨트롤파트의 MPEG IC칩 및 주변 IC칩들과 기타 부품들이 많이 필요하게되어 재료값이 많이 소요되는 단점이 있었고 또한 많은 부품에 따른 장치의 조립비용과 시간이 많이 소요되는 단점도 있었다.The main control part of the conventional satellite broadcast receiver hardware is equipped with two small MPEG integrated circuit chips (MPEG IC chips) 10a and 10b that drive the overall hardware. For example, oscillator integrated circuits 20a and 20b, non-memory integrated circuits 30a, 30b, 40a and 40b, fresh memory integrated circuits 50a and 50b and memory integrated circuits 60a and 60b. ) And other components (70a) and (70b) .. Also, many small and medium sized parts are used to input and output audio and video separately, which requires a lot of MPEG IC chips, peripheral IC chips and other components of the main control part. There was a disadvantage that the material value is consumed a lot, and there was also a disadvantage that the assembly cost and time consuming a device according to many parts.

본 발명은 위성방송수신기용 하드웨어의 메인 콘트롤 파트에서 엠펙아이씨칩(MPEG IC chip)을 하나로 대형화하여 오디오와 비디오를 하나의 엠펙 IC칩에서 입,출력할 수 있게 단순화하므로써 주변의 프레쉬 메모리IC칩, 사용자(입력)메모리IC칩, 발진장치IC칩 및 비(구동)메모리IC칩등과 기타 부품의 수를 최소개수로 장착할 수 있어서 재료의 절감으로 위성 수신기의 제작 원가가 절감되는 효과를 얻고져 하는 것으로서 이를 첨부된 도면을 참조하여 상세히 설명하면 다음과 같다.The present invention simplifies the MPEG IC chip in the main control part of the hardware for the satellite broadcasting receiver into one, so that audio and video can be input and output from one MPEG IC chip. The minimum number of user (input) memory IC chips, oscillator IC chips, non-driven memory IC chips, and other components can be installed, resulting in a reduction in the manufacturing cost of satellite receivers due to material savings. This will be described in detail with reference to the accompanying drawings as follows.

도 1 은 본 발명에 따른 위성방송수신기용 하드웨어의 집적회로칩 및 부품배열도.1 is an integrated circuit chip and component arrangement of the hardware for satellite broadcasting receiver according to the present invention.

도 2 는 종래의 위성방송수신기용 하드웨어의 집적회로칩 및 부품 배열도.Figure 2 is an integrated circuit chip and component arrangement of the conventional satellite broadcast receiver hardware.

*도면중 주요부분에 대한 부호의 설명** Description of the symbols for the main parts of the drawings *

1 : 엠펙 집적회로칩(MPEG IC chip)1: MPEG IC chip

2 : 발진장치 집적회로칩(IC chip)2: oscillator integrated circuit chip (IC chip)

3,4 : 비메모리 집적회로칩(IC chip)3,4: non-memory integrated circuit chip

5 : 프레쉬 메모리집적회로칩(Fresh memory IC chip)5: Fresh memory IC chip

6 : 메모리 집적회로칩(Memory IC chip)6: Memory IC chip

도 1에 도시된 바와같이, 하드웨어의 주조정부를 갖는 위성방송수신기에 있어서, 메인 컨트롤파트의 오디오와 비디오 입,출력용으로 하드웨어 전체를 구동하는 엠펙 집적회로칩(MPEG IC chip)을 하나의 대형 엠펙 집적회로 칩으로 단순화하므로써 그 주변의 기억장치인 프레쉬 메모리 IC칩, 사용자 입력 메모리 IC칩, 비메모리 IC칩, 발진장치 IC칩 및 기타 부품도 각각 그 수를 최소화하여 장착하므로서 오디오와 비디오 입,출력이 가능토록 구성한 것이다.As shown in FIG. 1, in a satellite broadcasting receiver having a casting part of hardware, an MPEG IC chip driving an entire hardware for audio and video input and output of a main control part is one large MPEG. By simplifying the integrated circuit chip, the peripheral memory devices such as the fresh memory IC chip, the user input memory IC chip, the non-memory IC chip, the oscillator IC chip, and other components are respectively installed with the minimum number of audio and video inputs and outputs. This is possible.

이상과 같이 위성방송수신기용 하드웨어의 메인 콘트롤파트의 엠펙 집적회로 칩을 대형의 하나로된 칩으로 단순화하므로써 그 주변 IC칩과 기타 부품들의 수도 줄어들게되어 재료값이 절감됨은 물론이고 종래의 두개 MPEG IC에 의해서 오디오와 비디오의 입,출력되던 것이 하나의 MPEG IC에 의하여 입,출력되게되어 입,출력이 원활하고 선명하면서 효과적으로 입,출력이 가능하면서 전송속도도 향상되는 장점이 있다.As described above, simplifying the integrated IC chip of the main control part of the hardware for the satellite broadcasting receiver into a single large chip reduces the number of peripheral IC chips and other components, thereby reducing the material value, as well as the conventional two MPEG ICs. The input and output of audio and video are input and output by one MPEG IC, so that the input and output can be smoothly and clearly and effectively.

Claims (1)

하드웨어의 주조정부를 갖는 위성방송수신기에 있어서, 메인 컨트롤파트의 오디오와 비디오 입출력용으로 하드웨어 전체를 구동하는 엠펙 집적회로칩(MPEG chip)을 하나의 대형 엠펙 집적회로 칩으로 단순화하므로써 그 주변의 기억장치인 프레쉬 메모리 IC칩, 사용자 입력 메모리 IC칩, 비메모리 IC칩, 발진장치 IC칩 및 기타 부품도 각각 그 수를 최소화하여 장착하므로서 오디오와 비디오의 입,출력이 가능토록 구성함을 특징으로하는 하드웨어의 주조정부를 단순화한 위성방송수신기.In satellite broadcasting receivers having a casting part of hardware, the surrounding memory is simplified by simplifying an MPEG chip that drives the entire hardware for audio and video input / output of the main control part into one large MPEG integrated circuit chip. Fresh memory IC chip, user input memory IC chip, non-memory IC chip, oscillator IC chip, and other parts, which are devices, are also equipped with a minimum number of components, so that audio and video can be input and output. Satellite broadcasting receiver that simplifies the foundry of hardware.
KR1020000048859A 2000-08-23 2000-08-23 Receiver of Satellite Broadcasting Simplified Main Control Part of a Hard Ware KR20000064127A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020000048859A KR20000064127A (en) 2000-08-23 2000-08-23 Receiver of Satellite Broadcasting Simplified Main Control Part of a Hard Ware

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020000048859A KR20000064127A (en) 2000-08-23 2000-08-23 Receiver of Satellite Broadcasting Simplified Main Control Part of a Hard Ware

Related Child Applications (1)

Application Number Title Priority Date Filing Date
KR2020000023936U Division KR200209533Y1 (en) 2000-08-24 2000-08-24 Receiver of Satellite Broadcasting Simplified Main Control Part of a Hard Ware

Publications (1)

Publication Number Publication Date
KR20000064127A true KR20000064127A (en) 2000-11-06

Family

ID=19684630

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020000048859A KR20000064127A (en) 2000-08-23 2000-08-23 Receiver of Satellite Broadcasting Simplified Main Control Part of a Hard Ware

Country Status (1)

Country Link
KR (1) KR20000064127A (en)

Similar Documents

Publication Publication Date Title
KR100278489B1 (en) TV tuner, tuner integrated circuit, and TV tuner control method
AU1910800A (en) Graphics display system
EP0829963B1 (en) Clocking scheme
KR200209533Y1 (en) Receiver of Satellite Broadcasting Simplified Main Control Part of a Hard Ware
KR20000064127A (en) Receiver of Satellite Broadcasting Simplified Main Control Part of a Hard Ware
JPH0389624A (en) Semiconductor integrated circuit
JPH02237309A (en) Output buffer
US20050283632A1 (en) Delay control in semiconductor device
US6483348B1 (en) Reducing power consumption variability of static busses
KR950016316A (en) TV power consumption saving circuit
EP0561622A2 (en) Integrated circuit delay line using a solid state image sensor
JPS5962933A (en) Cmos data processor
KR100264204B1 (en) Latch circuit
JP4606567B2 (en) Semiconductor integrated device
JPH05252417A (en) Video signal processor
JP3018351B2 (en) Semiconductor circuit
JP3060002U (en) Integrated circuit
JP2001110989A (en) Semiconductor device
KR0125469B1 (en) Clock switching circuit of satellite receiver
KR0161463B1 (en) Output noise decreasing buffer
Hahn et al. Standardized video interface eases design process and reduces time-to-market
JPH04315466A (en) Semiconductor integrated circuit device
US6621310B1 (en) Reducing power consumption variability of precharge-pulldown busses
JP2599820B2 (en) Screen display device
JPH0778476A (en) Semiconductor device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E902 Notification of reason for refusal
E601 Decision to refuse application