KR19990050875A - 캐시 동일성 유지제어기 - Google Patents
캐시 동일성 유지제어기 Download PDFInfo
- Publication number
- KR19990050875A KR19990050875A KR1019970070066A KR19970070066A KR19990050875A KR 19990050875 A KR19990050875 A KR 19990050875A KR 1019970070066 A KR1019970070066 A KR 1019970070066A KR 19970070066 A KR19970070066 A KR 19970070066A KR 19990050875 A KR19990050875 A KR 19990050875A
- Authority
- KR
- South Korea
- Prior art keywords
- cache
- data
- address
- memory
- controller
- Prior art date
Links
- 230000015654 memory Effects 0.000 claims abstract description 69
- 230000003111 delayed effect Effects 0.000 abstract description 2
- 230000001934 delay Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 8
- 230000005540 biological transmission Effects 0.000 description 3
- 230000006870 function Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Abstract
Description
Claims (1)
- 시스템을 총괄제어하는 다수의 프로세서와; 상기 다수의 프로세서에 각기 접속되어 데이터요청을 위한 어드레스를 입력받아 자신의 캐시메모리에 일치하는 어드레스가 있으면, 그 데이터가 각 프로세서에 입력되도록 제어하는 제어부와; 상기 각 제어부의 어드레스를 스누핑하여 타 프로세서의 캐시메모리에 일치하는 어드레스가 있는 경우는 그 캐시메모리의 데이터를 시스템버스를 통해 데이터요청이 발생한 프로세서에 입력시키고, 어느 캐시메모리에도 일치하는 어드레스가 없는 경우는 메모리제어부에 제어신호를 출력하여 공유메모리에 저장된 요청데이터가 시스템버스를 통해 데이터요청이 발생한 프로세서에 입력되도록 제어하는 스누핑제어부로 구성된 것을 특징으로 하는 캐시 동일성 유지제어기.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019970070066A KR19990050875A (ko) | 1997-12-17 | 1997-12-17 | 캐시 동일성 유지제어기 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019970070066A KR19990050875A (ko) | 1997-12-17 | 1997-12-17 | 캐시 동일성 유지제어기 |
Publications (1)
Publication Number | Publication Date |
---|---|
KR19990050875A true KR19990050875A (ko) | 1999-07-05 |
Family
ID=66165866
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019970070066A KR19990050875A (ko) | 1997-12-17 | 1997-12-17 | 캐시 동일성 유지제어기 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR19990050875A (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100430561B1 (ko) * | 2000-12-27 | 2004-05-10 | 주식회사 케이티 | 엑티브 네트워크 환경에서 웹 서버와 웹 캐쉬 서버간데이터 일치성 유지 방법 |
-
1997
- 1997-12-17 KR KR1019970070066A patent/KR19990050875A/ko not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100430561B1 (ko) * | 2000-12-27 | 2004-05-10 | 주식회사 케이티 | 엑티브 네트워크 환경에서 웹 서버와 웹 캐쉬 서버간데이터 일치성 유지 방법 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5280598A (en) | Cache memory and bus width control circuit for selectively coupling peripheral devices | |
JP3218317B2 (ja) | 集積キャッシュユニットおよびその構成方法 | |
JP3158161B2 (ja) | 集積キャッシュユニットおよび集積キャッシュユニットにおいてインターロック変数をキャッシュする方法 | |
US4586133A (en) | Multilevel controller for a cache memory interface in a multiprocessing system | |
JP2881309B2 (ja) | 集積回路、コンピュータシステム、および集積回路内のキャッシュにおけるキャッシュブロックステータスを更新する方法 | |
US6721830B2 (en) | I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures | |
US7039756B2 (en) | Method for use of ternary CAM to implement software programmable cache policies | |
US20080222329A1 (en) | I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures | |
KR920006851A (ko) | 데이터 처리시스템 및 방법 | |
KR19990082718A (ko) | 프로세서에데이타를제공하기위한캐시및캐시로부터프로세서에데이타를제공하기위한방법 | |
US6782486B1 (en) | Apparatus for stopping and starting a clock in a clock forwarded I/O system depending on the presence of valid data in a receive buffer | |
US5502828A (en) | Reducing memory access in a multi-cache multiprocessing environment with each cache mapped into different areas of main memory to avoid contention | |
JP3218316B2 (ja) | 集積キャッシュユニットおよびその内部でキャッシュ機能を実現するための方法 | |
US8688890B2 (en) | Bit ordering for communicating an address on a serial fabric | |
JP3623379B2 (ja) | マイクロプロセッサ | |
US6633927B1 (en) | Device and method to minimize data latency and maximize data throughput using multiple data valid signals | |
US5895496A (en) | System for an method of efficiently controlling memory accesses in a multiprocessor computer system | |
US20080270713A1 (en) | Method and System for Achieving Varying Manners of Memory Access | |
US5727179A (en) | Memory access method using intermediate addresses | |
KR19990050875A (ko) | 캐시 동일성 유지제어기 | |
JP2719852B2 (ja) | 半導体記憶装置およびそれからのデータ読出方法 | |
US6477613B1 (en) | Cache index based system address bus | |
EP0437712B1 (en) | Tandem cache memory | |
US4594658A (en) | Hierarchy of control stores for overlapped data transmission | |
US5507031A (en) | Data processing system having scanner for searching memory for message having top priority and/or identity code identical with new message |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 19971217 |
|
PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 19971217 Comment text: Request for Examination of Application |
|
PG1501 | Laying open of application | ||
E902 | Notification of reason for refusal | ||
PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 20000424 Patent event code: PE09021S01D |
|
E601 | Decision to refuse application | ||
PE0601 | Decision on rejection of patent |
Patent event date: 20000712 Comment text: Decision to Refuse Application Patent event code: PE06012S01D Patent event date: 20000424 Comment text: Notification of reason for refusal Patent event code: PE06011S01I |