KR19990048964A - Manufacturing Method of Semiconductor Device - Google Patents
Manufacturing Method of Semiconductor Device Download PDFInfo
- Publication number
- KR19990048964A KR19990048964A KR1019970067792A KR19970067792A KR19990048964A KR 19990048964 A KR19990048964 A KR 19990048964A KR 1019970067792 A KR1019970067792 A KR 1019970067792A KR 19970067792 A KR19970067792 A KR 19970067792A KR 19990048964 A KR19990048964 A KR 19990048964A
- Authority
- KR
- South Korea
- Prior art keywords
- layer
- ozone
- tios
- etch stop
- stop layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76819—Smoothing of the dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
Abstract
본 발명은 다중 배선을 포함하는 반도체 소자의 제조 방법으로, 먼저 서로 다른 폭의 금속 배선이 형성된 반도체 기판상에 식각 정지층을 형성한다. 그런 다음, 상기 식각 정지층상에 오존-티이오에스층을 형성한다. 이어서, 상기 금속 배선에서 보다 넓은 폭을 가지는 금속 배선의 상부의 식각 정지층이 노출되도록, 상기 오존-티이오에스층을 에치백한다. 마지막으로, 상기 결과물상에 절연막을 증착한 다음, 전체 구조를 평탄화하는 단계를 포함하는 것을 특징으로 한다.The present invention is a method for manufacturing a semiconductor device including multiple wirings, first forming an etch stop layer on a semiconductor substrate on which metal wirings of different widths are formed. Then, an ozone-TIOS layer is formed on the etch stop layer. Subsequently, the ozone-TIOS layer is etched back to expose the etch stop layer on the upper portion of the metal wiring having a wider width. Finally, depositing an insulating film on the resultant, characterized in that it comprises the step of planarizing the entire structure.
Description
본 발명은 반도체 소자의 제조 방법에 관한 것으로, 특히 다중 배선 구조를 포함하는 반도체 소자의 제조 방법에 관한 것이다.TECHNICAL FIELD The present invention relates to a method for manufacturing a semiconductor device, and more particularly, to a method for manufacturing a semiconductor device including a multiple wiring structure.
최근 반도체 산업 전반에 걸쳐 반도체 소자의 고집적화가 요구됨에 따라 배선 구조가 다중화되고 있다. 따라서, 이러한 다중 배선을 형성하기 위하여, 다중 배선 상호간을 절연시키면서 이들 배선으로 인해 야기되는 반도체 소자의 표면 단차도 완화시킬 수 있는 절연막이 요구된다.Recently, as high integration of semiconductor devices is required throughout the semiconductor industry, wiring structures have been multiplexed. Therefore, in order to form such multiple wirings, an insulating film capable of alleviating the surface level difference of the semiconductor element caused by these wirings while insulating the multiple wirings is desired.
이들 절연막의 평탄화는, 절연막을 증착한 다음 리플로우하거나 에치백하여 평탄화를 구현할 수 있다. 그러나, 일반적으로 화학적 기계적 연마법(이하,“CMP”라 한다)을 이용하여 절연막을 포괄적으로 평탄화하는 방법이 이용되고 있다.The planarization of these insulating films may be accomplished by depositing the insulating film and then reflowing or etching back. In general, however, a method of comprehensively flattening the insulating film using a chemical mechanical polishing method (hereinafter referred to as "CMP") has been used.
도 1a 내지 도 1b는 종래의 반도체 소자의 배선 공정을 간략하게 나타낸 것이다.1A to 1B briefly illustrate a wiring process of a conventional semiconductor device.
먼저, 도 1a에 도시된 바와 같이, 반도체 기판(100)상의 소자 분리막(110) 사이의 소정 영역에 공지된 방법으로 트랜지스터(120)를 형성한다. 이어서, 트랜지스터로 인한 단차를 완화시키기 위하여 제 1 층간 절연막(130)을 증착한 다음, CMP 공정으로 제 1 층간 절연막(130)을 평탄화한다. 그런 다음, 티타늄/질화티타늄막과 같은 장벽 금속막, 알루미늄 합금층, 티타늄과 같은 난반사 방지막으로 구성된 금속 배선(140)을 형성한다. 계속해서, 상기 결과물상에 화학 기상 증착법으로 오존-티이오에스(Ozone-Tetra-ethyl-ortho-silicate)층(150)을 증착한다. 이 오존-티이오에스층은 저온 증착이 가능하며, 플로우 특성이 좋아 양호한 간격 매립 능력을 갖기 때문에, 다중 금속 배선의 층간 절연막으로 사용된다.First, as shown in FIG. 1A, the transistor 120 is formed in a predetermined region between the device isolation layers 110 on the semiconductor substrate 100. Subsequently, the first interlayer insulating layer 130 is deposited to alleviate the step difference caused by the transistor, and then the first interlayer insulating layer 130 is planarized by a CMP process. Then, a metal wiring 140 composed of a barrier metal film such as a titanium / titanium nitride film, an aluminum alloy layer, and an antireflection film such as titanium is formed. Subsequently, an ozone-tetra-ethyl-ortho-silicate layer 150 is deposited on the resultant by chemical vapor deposition. This ozone-TIOS layer is capable of low temperature deposition, has good flow characteristics, and has a good gap filling capability, and thus is used as an interlayer insulating film of multiple metal wirings.
그러나, 증착된 오존-티이오에스층의 두께는 상대적으로 폭이 좁은 금속 배선의 상부에 형성된 두께 “a”보다, 폭이 넓은 금속 배선 상부에 형성된 두께 “b”가 더 두껍게 형성된다.However, the thickness of the deposited ozone-TIOS layer is thicker than the thickness "a" formed on the upper portion of the relatively narrow metal wiring, and the thickness "b" formed on the upper portion of the wide metal wiring is thicker.
이어서, 도 1b에 도시된 바와 같이, 금속 배선(140)의 폭에 따라 서로 다른 증착 두께를 갖는 오존-티이오에스층(150)을 평탄화하기 위하여, 제 2 층간 절연막(160)을 증착한다. 그런 다음, 화학적 기계적 연마 공정으로 전체 구조를 평탄화한다. 이어서, 연마 공정으로 인한 잔류물을 제거하기 위하여 초순수와 HF 용액을 100 대 1의 비율로 혼합한 혼합액에 약 10초 동안 디핑한다. 그런 다음, 초순수로 세정하고 건조한다. 이 때, 오존-티이오에스층은 대기로부터 수분을 흡수하게 된다.Subsequently, as illustrated in FIG. 1B, a second interlayer insulating layer 160 is deposited to planarize the ozone-TIOS layer 150 having different deposition thicknesses according to the width of the metal wiring 140. The entire structure is then planarized by a chemical mechanical polishing process. Subsequently, the mixture is dipped in a mixed solution of ultrapure water and HF solution at a ratio of 100 to 1 to remove residues caused by the polishing process for about 10 seconds. Then it is washed with ultrapure water and dried. At this time, the ozone-TIOS layer absorbs moisture from the atmosphere.
이에 따라, 오존-티이오에스층의 흡습 및 그로 인한 오존-티이오에스층의 다공질화로 인하여 반도체 소자의 신뢰성에 영향을 주게 되는 문제점이 있다. 또한, 오존-티이오에스층은 하부층의 재료에 따라 증착율이 변화하는 단점이 있다.Accordingly, there is a problem in that the reliability of the semiconductor device is affected by the moisture absorption of the ozone-TIOS layer and the porosity of the ozone-TIOS layer. In addition, the ozone-TIOS layer has a disadvantage that the deposition rate changes depending on the material of the lower layer.
상기에서 언급한 바와 같이, 반도체 소자의 다중 배선의 층간 절연막으로 사용되는 오존-티이오에스층의 평탄화 공정으로 인하여 그 표면이 노출되는 경우, 대기중으로부터의 흡습으로 인해 반도체 소자의 신뢰성에 영향을 주는 문제점이 있다. 또한, 표면 민감도로 인하여 그의 하부층을 그대로 반영하는 단점이 있다.As mentioned above, when the surface is exposed due to the planarization process of the ozone-TIOS layer which is used as the interlayer insulating film of the multiple wiring of the semiconductor element, the moisture absorption from the air affects the reliability of the semiconductor element. There is a problem. In addition, there is a disadvantage that reflects its lower layer as it is due to the surface sensitivity.
따라서, 본 발명은 오존-티이오에스층을 사용하되, 흡습으로 인한 문제점과 표면 민감도를 극복할 수 있는 반도3체 소자의 제조 방법을 제공하는데 그 목적이 있다.Accordingly, an object of the present invention is to provide a method for manufacturing a semiconductor three-element device using an ozone-TIOS layer, which can overcome problems due to moisture absorption and surface sensitivity.
도 1a 내지 도 1b는 종래의 반도체 소자의 제조 방법을 나타내는 단면도.1A to 1B are cross-sectional views showing a conventional method for manufacturing a semiconductor device.
도 2a 내지 도 2c는 본 발명에 따른 반도체 소자의 제조 방법을 나타내는 단면도.2A to 2C are cross-sectional views illustrating a method for manufacturing a semiconductor device according to the present invention.
(도면의 주요 부분에 대한 부호의 설명)(Explanation of symbols for the main parts of the drawing)
100, 200: 반도체 기판 110, 210: 소자 분리막100 and 200: semiconductor substrates 110 and 210: device isolation film
120, 220: 트랜지스터 130, 230: 제 1 층간 절연막120, 220 transistors 130, 230: first interlayer insulating film
140, 240: 금속 배선 150, 260: 오존-티이오에스층140, 240: metal wiring 150, 260: ozone-TIOS layer
160, 270: 제 2 층간 절연막 250: 질산화막160 and 270: second interlayer insulating film 250: nitride oxide film
상기 목적을 달성하기 위하여, 본 발명에 따른 반도체 소자의 제조 방법으로, 먼저 서로 다른 폭의 금속 배선이 형성된 반도체 기판상에 식각 정지층을 형성한다. 그런 다음, 상기 식각 정지층상에 오존-티이오에스층을 형성한다. 이어서, 상기 금속 배선 중 보다 넓은 폭을 가지는 상기 금속 배선의 상부의 식각 정지층이 노출되도록, 상기 오존-티이오에스층을 에치백한다. 마지막으로, 상기 결과물상에 절연막을 증착한 다음, 전체 구조를 평탄화하는 단계를 포함하는 것을 특징으로 한다.In order to achieve the above object, in the method of manufacturing a semiconductor device according to the present invention, an etch stop layer is first formed on a semiconductor substrate on which metal wires of different widths are formed. Then, an ozone-TIOS layer is formed on the etch stop layer. Subsequently, the ozone-TIOS layer is etched back so that the etch stop layer on the upper portion of the metal wiring having the wider width is exposed. Finally, depositing an insulating film on the resultant, characterized in that it comprises the step of planarizing the entire structure.
(실시예)(Example)
이하 첨부한 도면에 의거하여 본 발명의 바람직한 실시예를 자세히 설명하도록 한다.Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings.
도 2a 내지 도 2c는 본 발명에 따른 반도체 소자의 제조 방법을 나타내는 단면도이다.2A to 2C are cross-sectional views illustrating a method of manufacturing a semiconductor device according to the present invention.
먼저, 도 2a에 도시된 바와 같이, 반도체 기판(200)상의 소자 분리막(210) 사이의 소정의 활성 영역에 공지된 방법으로 트랜지스터(220)를 형성한다. 이어서, 트랜지스터(220)로 인한 단차를 완화시키기 위하여 제 1 층간 절연막(230)을 증착한 다음, CMP 공정으로 제 1 층간 절연막(230)을 평탄화한다. 그런 다음, 티타늄/질화티타늄막과 같은 장벽 금속막, 알루미늄 합금층, 티타늄과 같은 난반사 방지막으로 구성된 금속 배선(240)을 형성한다. 이어서, 전체 구조상에 식각 정지층으로 질산화막(250)을 500∼1,000Å 정도 증착한다. 계속해서, 상기 결과물상에 화학 기상 증착법으로 오존-티이오에스(Ozone-Tetra-ethyl-ortho-silicate)층(260)을 4,000∼5,000Å 정도 증착한다. 종래와 마찬가지로, 증착된 오존-티이오에스층의 두께는 상대적으로 폭이 좁은 금속 배선의 상부에 형성된 두께 “c”보다, 폭이 넓은 금속 배선 상부에 형성된 두께 “d”가 더 두껍게 형성된다.First, as shown in FIG. 2A, the transistor 220 is formed by a known method in a predetermined active region between the device isolation layers 210 on the semiconductor substrate 200. Subsequently, the first interlayer insulating film 230 is deposited to alleviate the step difference caused by the transistor 220, and then the first interlayer insulating film 230 is planarized by a CMP process. Then, a metal wiring 240 composed of a barrier metal film such as a titanium / titanium nitride film, an aluminum alloy layer, and an anti-reflective film such as titanium is formed. Subsequently, the nitride oxide film 250 is deposited on the entire structure as the etch stop layer by about 500 to 1,000 GPa. Subsequently, an ozone-tetra-ethyl-ortho-silicate layer 260 is deposited on the resultant by about 4,000 to 5,000 kPa by chemical vapor deposition. As in the prior art, the thickness of the deposited ozone-TIOS layer is formed to be thicker than the thickness “c” formed on the upper portion of the relatively narrow metal wiring, and the thickness “d” formed on the upper portion of the wide metal wiring.
이어서, 도 2b에 도시된 바와 같이, CH3/CHF3가스를 기본으로하는 반응성 이온 식각법으로 오존-티이오에스층(260)을 에치백한다. 이 때, 상대적으로 폭이 넓은 배선의 상부의 질산화막(250)이 노출될 때까지 에치백한다. 따라서, 도면에 도시된 바와 같이, 상대적으로 얇은 두께의 오존-티이오에스층이 형성된 금속 배선의 경우, 금속 배선이 일부분 도출되게 된다. 또한, 금속 배선의 측면에는 스페이서 형태의 오존-티이오에스층이 형성된다. 따라서, 이러한 스페이서 형태의 오존-티이오에스층으로 인하여 후속되는 절연막의 증착시 배선 사이에 동공(Void)이 형성되지 않는다.Subsequently, as illustrated in FIG. 2B, the ozone-TIOS layer 260 is etched back by a reactive ion etching method based on a CH 3 / CHF 3 gas. At this time, the substrate is etched back until the nitride oxide film 250 on the upper portion of the relatively wide wiring is exposed. Therefore, as shown in the figure, in the case of the metal wiring in which the ozone-TIOS layer having a relatively thin thickness is formed, the metal wiring is partially derived. In addition, a spacer-type ozone-TIOS layer is formed on the side surface of the metal wiring. Therefore, due to the spacer-type ozone-TIOS layer, no voids are formed between the wiring lines during the subsequent deposition of the insulating film.
그런 다음, 도 2c에 도시된 바와 같이, 금속 배선(240)에 의한 단차를 개선하기 위하여, 플라즈마 보조 티이오에스층과 같은 제 2 층간 절연막(270)을 약 7,000∼10,000Å 정도 증착한다. 계속해서, 화학적 기계적 연마 공정으로 전체 구조를 평탄화한다.Then, as shown in FIG. 2C, in order to improve the step difference caused by the metal wiring 240, a second interlayer insulating film 270 such as a plasma assisted TIOS layer is deposited about 7,000 to 10,000 Å. Subsequently, the entire structure is planarized by a chemical mechanical polishing process.
이상에서 설명한 바와 같이, 본 발명은 질산화막을 식각 정지층으로하여 오존-티이오에스층을 에치백함으로써, 금속 배선시 오존-티이오에스층의 노출을 억제하여 반도체 소자의 신뢰성을 향상시킬 수 있다.As described above, the present invention can etch back the ozone-TIOS layer by using the nitride oxide film as an etch stop layer, thereby suppressing the exposure of the ozone-TIOS layer during metal wiring, thereby improving the reliability of the semiconductor device.
이상에서 설명한 본 발명은 전술한 실시예 및 첨부된 도면에 의해 한정되는 것이 아니고, 본 발명의 기술적 사상을 벗어나지 않는 범위 내에서 여러 가지 치환, 변형 및 변경이 가능함이 본 발명이 속하는 기술 분야에서 통상의 지식을 가진 자에게 있어 명백할 것이다.The present invention described above is not limited to the above-described embodiments and the accompanying drawings, and various substitutions, modifications, and changes can be made without departing from the technical spirit of the present invention. It will be evident to those who have knowledge of.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019970067792A KR100419878B1 (en) | 1997-12-11 | 1997-12-11 | Method for fabricating semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019970067792A KR100419878B1 (en) | 1997-12-11 | 1997-12-11 | Method for fabricating semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
KR19990048964A true KR19990048964A (en) | 1999-07-05 |
KR100419878B1 KR100419878B1 (en) | 2004-05-20 |
Family
ID=37323361
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019970067792A KR100419878B1 (en) | 1997-12-11 | 1997-12-11 | Method for fabricating semiconductor device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100419878B1 (en) |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05206282A (en) * | 1992-01-08 | 1993-08-13 | Nec Corp | Manufacturing method of multilayer wiring structure of semiconductor device |
JP3152788B2 (en) * | 1993-03-29 | 2001-04-03 | 株式会社東芝 | Method for manufacturing semiconductor device |
JP2981366B2 (en) * | 1993-06-16 | 1999-11-22 | シャープ株式会社 | Method for manufacturing semiconductor device |
JPH08148485A (en) * | 1994-11-15 | 1996-06-07 | Fujitsu Ltd | Manufacture of semiconductor device |
-
1997
- 1997-12-11 KR KR1019970067792A patent/KR100419878B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR100419878B1 (en) | 2004-05-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100265256B1 (en) | Semiconductor device and fabrication process thereof | |
US7125792B2 (en) | Dual damascene structure and method | |
KR100358545B1 (en) | Semiconductor device and process for producing the same | |
KR100242508B1 (en) | Semiconductor device and its fabricating method | |
KR20010031049A (en) | Borderless vias with hsq gap filled patterned metal layers | |
US5489553A (en) | HF vapor surface treatment for the 03 teos gap filling deposition | |
US6287956B2 (en) | Multilevel interconnecting structure in semiconductor device and method of forming the same | |
US7071094B2 (en) | Dual layer barrier film techniques to prevent resist poisoning | |
US6114233A (en) | Dual damascene process using low-dielectric constant materials | |
US5930677A (en) | Method for reducing microloading in an etchback of spin-on-glass or polymer | |
EP0790645A2 (en) | Intermetal dielectric planarization | |
US7091612B2 (en) | Dual damascene structure and method | |
KR100301530B1 (en) | Mehtod for forming inter layer insulting film in the semiconductor device | |
KR100419878B1 (en) | Method for fabricating semiconductor device | |
JPH10116904A (en) | Manufacture of semiconductor device | |
US5920791A (en) | Method of manufacturing intermetal dielectrics for sub-half-micron semiconductor devices | |
KR0171319B1 (en) | Method of forming insulation film of metal wire | |
KR100315455B1 (en) | a semiconductor device and a manufacturing method thereof | |
KR100241516B1 (en) | Method of forming interlayer insulating film of semiconductor device | |
KR100230365B1 (en) | Method for interlayer insulation film formatiom of semiconductor | |
JP2002184858A (en) | Method for fabricating semiconductor element | |
JPH10163316A (en) | Formation of buried wiring in semiconductor device | |
KR970005683B1 (en) | Metal wiring method in semiconductor device | |
KR101138082B1 (en) | A method for forming a dual damascene pattern in semiconductor device | |
KR100217906B1 (en) | Method of planarizing of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
LAPS | Lapse due to unpaid annual fee |