KR19990009168A - Method of manufacturing thin film transistor substrate - Google Patents

Method of manufacturing thin film transistor substrate Download PDF

Info

Publication number
KR19990009168A
KR19990009168A KR1019970031474A KR19970031474A KR19990009168A KR 19990009168 A KR19990009168 A KR 19990009168A KR 1019970031474 A KR1019970031474 A KR 1019970031474A KR 19970031474 A KR19970031474 A KR 19970031474A KR 19990009168 A KR19990009168 A KR 19990009168A
Authority
KR
South Korea
Prior art keywords
thin film
film transistor
layer
amorphous silicon
manufacturing
Prior art date
Application number
KR1019970031474A
Other languages
Korean (ko)
Inventor
윤주애
Original Assignee
윤종용
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 윤종용, 삼성전자 주식회사 filed Critical 윤종용
Priority to KR1019970031474A priority Critical patent/KR19990009168A/en
Publication of KR19990009168A publication Critical patent/KR19990009168A/en

Links

Landscapes

  • Liquid Crystal (AREA)
  • Thin Film Transistor (AREA)

Abstract

질화 실리콘막, 비정질 실리콘층, n+비정질 실리콘층의 삼층막을 증착하는 단계 및 어니일 단계를 포함하는 본 발명에 따른 박막 트랜지스터 액정 표시 장치의 제조 방법에서는, 삼층막 증착의 최고 온도의 ±50℃에서 어니일 공정을 실시함으로써 모빌리티를 증가시켜 기판의 스위칭 기능을 향상시킨다.In the method for manufacturing a thin film transistor liquid crystal display device according to the present invention comprising the step of depositing a three-layer film of a silicon nitride film, an amorphous silicon layer, an n + amorphous silicon layer and an annealing step, ± 50 ° C. of the maximum temperature of the three-layer film deposition. Implementing an anneal process in the process increases the mobility of the substrate by increasing the mobility.

Description

박막 트랜지스터 기판의 제조 방법Method of manufacturing thin film transistor substrate

본 발명은 모빌리티(mobility) 특성을 향상시키는 박막 트랜지스터 기판의 제조 방법에 관한 것으로서, 특히 어니일(anneal)의 공정 온도를 최적화한 박막 트랜지스터 기판의 제조 방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of manufacturing a thin film transistor substrate that improves mobility characteristics, and more particularly, to a method of manufacturing a thin film transistor substrate optimized for annealing process temperature.

박막 트랜지스터 액정 표시 장치는 날이 갈수록 고정세 및 대면적화되고 있다. 이렇게 기판이 고정세화, 대형화되면서 신호 지연의 문제가 발생하고, 이의 해결을 위해 데이터선의 형성을 위한 저저항 물질의 개발 등의 연구가 진행되고 있다.Thin film transistor liquid crystal display devices are becoming more and more high in size and area. As the substrate becomes more fine and larger in size, there is a problem of signal delay, and in order to solve this problem, researches on the development of a low resistance material for forming a data line have been conducted.

그러면, 종래의 기술에 따른 박막 트랜지스터 기판의 제조 방법 및 특성에 대하여 간단히 설명한다.The manufacturing method and characteristics of the thin film transistor substrate according to the related art will now be briefly described.

종래의 박막 트랜지스터 기판의 제조 공정에서는 게이트 전극의 형성 이후, 질화 실리콘층, 비정질 실리콘층, n+비정질 실리콘층의 삼층막을 증착할 때, 각각 350℃, 275℃, 275℃의 온도에서 증착시키고, 소스-드레인 전극의 형성 및 ITO 화소 전극의 형성이후의 어니일링(annealing) 공정은 200 ℃의 온도에서 두 시간 가량 실시하였다. 이러한 온도에서 제조된 종래의 15.1 기판의 모빌리티는 약 0.4∼0.5 cm2/V·sec 수준으로서, 이러한 모빌리티는 10 기판에서는 충분히 대응될 수 있지만 1cm2/V·sec 이상의 모빌리티가 요구되는 20 급 기판에서는 표시 장치의 스위칭(switching) 효과가 떨어진다.In the conventional manufacturing process of the thin film transistor substrate, after the formation of the gate electrode, when the three-layer film of the silicon nitride layer, the amorphous silicon layer, n + amorphous silicon layer is deposited, it is deposited at a temperature of 350 ℃, 275 ℃, 275 ℃, The annealing process after the formation of the source-drain electrode and the formation of the ITO pixel electrode was performed for about two hours at a temperature of 200 ° C. The mobility of the conventional 15.1 substrate manufactured at such a temperature is about 0.4 to 0.5 cm 2 / V · sec. Such a mobility can be sufficiently coped with 10 substrates, but a 20 class substrate requiring mobility of 1 cm 2 / V · sec or more is required. In the switching effect of the display device is inferior.

본 발명은 기판의 대면적화에 따른 앞 선 요구를 해결하기 위한 것으로서, 모빌리티를 향상시키기 위한 박막 트랜지스터 기판의 제조 방법을 제시하는 것을 그 과제로 한다.SUMMARY OF THE INVENTION The present invention has been made to solve the above-mentioned demands due to the large area of the substrate, and to provide a method for manufacturing a thin film transistor substrate for improving mobility.

질화 실리콘막, 비정질 실리콘층, n+비정질 실리콘층의 삼층막을 증착하는 단계 및 어니일 단계를 포함하는 박막 트랜지스터 액정 표시 장치의 제조 방법에 있어서, 앞 선 과제를 해결하기 위한 본 발명에 따른 박막 트랜지스터 기판의 제조 방법은 삼층막 증착의 최고 온도의 ±50℃에서 어니일 공정을 실시하는 것을 특징으로 한다.In the method for manufacturing a thin film transistor liquid crystal display device comprising the steps of depositing a three-layer film of a silicon nitride film, an amorphous silicon layer, an n + amorphous silicon layer and an annealing step, the thin film transistor according to the present invention for solving the foregoing problems. The manufacturing method of a board | substrate is characterized by performing an annealing process at +/- 50 degreeC of the highest temperature of three-layer film deposition.

이러한 박막 트랜지스터 기판의 제조 방법은 기판 내의 모빌리티를 증가시키는 작용을 한다.Such a method of manufacturing a thin film transistor substrate serves to increase the mobility in the substrate.

그러면, 본 발명에 따른 박막 트랜지스터 기판의 제조 방법에 대하여 본 발명의 기술 분야에서 통상의 지식을 가진 자가 용이하게 실시할 수 있도록 상세하게 설명한다.Then, the method for manufacturing the thin film transistor substrate according to the present invention will be described in detail so that a person skilled in the art can easily perform the method.

본 발명에서는 종래와 마찬가지로 질화 실리콘막, 비정질 실리콘층, n+비정질 실리콘층의 삼층막의 증착을 각각 350℃, 275℃, 275℃의 온도에서 실시하고, 어니일링은 삼층막 증착 온도 중 최고 온도인 350℃ 부근, 즉 350±50℃에서 실시한다. 350±50℃에서 어니일 한 경우 스핀 밀도가 최소가 되고 화학 결합이 감소되므로 모빌리티가 증가된다.In the present invention, as in the prior art, the deposition of the three-layer film of the silicon nitride film, the amorphous silicon layer, and the n + amorphous silicon layer is performed at temperatures of 350 ° C, 275 ° C and 275 ° C, respectively, and annealing is the highest temperature among the three-layer film deposition temperatures. It is performed at around 350 ° C, ie 350 ± 50 ° C. When annealed at 350 ± 50 ° C, mobility is increased because spin density is minimal and chemical bonds are reduced.

이상에서와 같이, 본 발명에서는 모빌리티를 향상시킴으로써, 대면적 액정 표시 장치에서의 스위칭 기능이 향상되는 효과가 있다.As described above, in the present invention, the switching function in the large-area liquid crystal display device is improved by improving mobility.

Claims (2)

질화 실리콘막, 비정질 실리콘층, n+비정질 실리콘층의 삼층막을 증착하는 단계 및 어니일 단계를 포함하는 박막 트랜지스터 액정 표시 장치의 제조 방법에 있어서, 상기 어니일 공정은 상기 삼층막 증착의 최고 온도의 ±50℃에서 실시하는 것을 특징으로 하는 박막 트랜지스터 액정 표시 장치의 제조 방법.A method of manufacturing a thin film transistor liquid crystal display device comprising the steps of depositing a three-layer film of a silicon nitride film, an amorphous silicon layer, an n + amorphous silicon layer, and an annealing step, wherein the annealing process is performed at a maximum temperature of the three-layer film deposition. A method of manufacturing a thin film transistor liquid crystal display device, which is carried out at ± 50 ° C. 제1항에 있어서,The method of claim 1, 상기 질화실리콘막, 상기 비정질 실리콘층, 상기 n+비정질 실리콘층을 각각 350℃, 275℃, 275℃에서 형성하는 것을 특징으로 하는 박막 트랜지스터 액정 표시 장치의 제조 방법.And forming the silicon nitride film, the amorphous silicon layer, and the n + amorphous silicon layer at 350 ° C, 275 ° C, and 275 ° C, respectively.
KR1019970031474A 1997-07-08 1997-07-08 Method of manufacturing thin film transistor substrate KR19990009168A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019970031474A KR19990009168A (en) 1997-07-08 1997-07-08 Method of manufacturing thin film transistor substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019970031474A KR19990009168A (en) 1997-07-08 1997-07-08 Method of manufacturing thin film transistor substrate

Publications (1)

Publication Number Publication Date
KR19990009168A true KR19990009168A (en) 1999-02-05

Family

ID=66039706

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019970031474A KR19990009168A (en) 1997-07-08 1997-07-08 Method of manufacturing thin film transistor substrate

Country Status (1)

Country Link
KR (1) KR19990009168A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100652126B1 (en) * 2005-07-29 2006-12-01 두리산업 주식회사 Liquid detection device of diatomaceous earth filter
KR20190011848A (en) 2017-07-25 2019-02-08 주식회사 진텍 capacitive types fluid detector sensing apparatus

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100652126B1 (en) * 2005-07-29 2006-12-01 두리산업 주식회사 Liquid detection device of diatomaceous earth filter
KR20190011848A (en) 2017-07-25 2019-02-08 주식회사 진텍 capacitive types fluid detector sensing apparatus

Similar Documents

Publication Publication Date Title
CN1913146B (en) Thin film conductor and method of fabrication
US5275851A (en) Low temperature crystallization and patterning of amorphous silicon films on electrically insulating substrates
US5466617A (en) Manufacturing electronic devices comprising TFTs and MIMs
US7381586B2 (en) Methods for manufacturing thin film transistors that include selectively forming an active channel layer from a solution
US20020182833A1 (en) Method of manufacturing an array substrate having drive integrated circuits
US10121883B2 (en) Manufacturing method of top gate thin-film transistor
JPH1195256A (en) Active matrix substrate
KR20040107381A (en) Thin film transistor and method of fabricating the same
JPS58182272A (en) Thin film transistor
KR19990009168A (en) Method of manufacturing thin film transistor substrate
KR100525436B1 (en) Process for crystallizing amorphous silicon and its application - fabricating method of TFT-LCD
JPH06260644A (en) Manufacture of semiconductor device
JP3109650B2 (en) Method for manufacturing thin film transistor
WO2010030068A1 (en) Method for phase transition of amorphous material
KR100400753B1 (en) production method of high temperature poly-silicon Thin Film Transistor using metal substrate
KR100261680B1 (en) Method for fabricating thin film transistor
JP2904984B2 (en) Display device manufacturing method
JP3111973B2 (en) Method of manufacturing thin film transistor and method of manufacturing active matrix panel
KR20050113294A (en) Poly crystalline si thin film structure and fabrication method thereof and tft using the same
JPS61147574A (en) Thin film transistor
JPH0430475A (en) Thin film transistor array substrate
JPS62281371A (en) Thin film transistor and manufacture thereof
KR100252310B1 (en) Method of manufacturing thin-film transistor
JP2003179232A (en) Plane indicator and manufacturing method thereof
JP2720454B2 (en) Method for manufacturing semiconductor device

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination