KR102516708B1 - 총체적 에너지 관리를 위한 전압 스케일링 - Google Patents

총체적 에너지 관리를 위한 전압 스케일링 Download PDF

Info

Publication number
KR102516708B1
KR102516708B1 KR1020177012905A KR20177012905A KR102516708B1 KR 102516708 B1 KR102516708 B1 KR 102516708B1 KR 1020177012905 A KR1020177012905 A KR 1020177012905A KR 20177012905 A KR20177012905 A KR 20177012905A KR 102516708 B1 KR102516708 B1 KR 102516708B1
Authority
KR
South Korea
Prior art keywords
module
indication
supply voltage
soc
battery life
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020177012905A
Other languages
English (en)
Korean (ko)
Other versions
KR20170085505A (ko
Inventor
니라드리 나라얀 모줌더
스탠리 승철 송
컨 림
초 페이 옙
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20170085505A publication Critical patent/KR20170085505A/ko
Application granted granted Critical
Publication of KR102516708B1 publication Critical patent/KR102516708B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
    • G06F1/3212—Monitoring battery levels, e.g. power saving mode being initiated when battery voltage goes below a certain level
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2115/00—Details relating to the type of the circuit
    • G06F2115/10—Processors
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
    • G06F2119/06—Power analysis or power optimisation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2209/00—Indexing scheme relating to G06F9/00
    • G06F2209/50—Indexing scheme relating to G06F9/50
    • G06F2209/5019—Workload prediction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/327—Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Secondary Cells (AREA)
  • Power Sources (AREA)
KR1020177012905A 2014-11-17 2015-10-26 총체적 에너지 관리를 위한 전압 스케일링 Active KR102516708B1 (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201462080824P 2014-11-17 2014-11-17
US62/080,824 2014-11-17
US14/639,755 2015-03-05
US14/639,755 US9660649B2 (en) 2014-11-17 2015-03-05 Voltage scaling for holistic energy management
PCT/US2015/057367 WO2016081159A1 (en) 2014-11-17 2015-10-26 Voltage scaling for holistic energy management

Publications (2)

Publication Number Publication Date
KR20170085505A KR20170085505A (ko) 2017-07-24
KR102516708B1 true KR102516708B1 (ko) 2023-03-30

Family

ID=55962632

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020177012905A Active KR102516708B1 (ko) 2014-11-17 2015-10-26 총체적 에너지 관리를 위한 전압 스케일링

Country Status (6)

Country Link
US (1) US9660649B2 (OSRAM)
EP (1) EP3221765A1 (OSRAM)
JP (1) JP6563493B2 (OSRAM)
KR (1) KR102516708B1 (OSRAM)
CN (1) CN107003708B (OSRAM)
WO (1) WO2016081159A1 (OSRAM)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9542518B2 (en) * 2014-11-17 2017-01-10 Qualcomm Incorporated User experience based management technique for mobile system-on-chips
US9746894B1 (en) * 2014-11-26 2017-08-29 Amazon Technologies, Inc. Dynamic threshold voltage compensation
US10146286B2 (en) * 2016-01-14 2018-12-04 Intel Corporation Dynamically updating a power management policy of a processor
CN108304057A (zh) * 2017-10-09 2018-07-20 晶晨半导体(上海)股份有限公司 一种应用于arm系统的合并供电电路
JP7110223B2 (ja) * 2017-11-02 2022-08-01 株式会社半導体エネルギー研究所 給電装置およびその動作方法
US11275663B2 (en) * 2020-06-08 2022-03-15 Intel Corporation Fast dynamic capacitance, frequency, and/or voltage throttling apparatus and method
US12112194B2 (en) * 2020-12-15 2024-10-08 Intel Corporation Application aware graceful over current protection for multi-socket platforms

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060049256A1 (en) 2004-09-07 2006-03-09 Clay Von Mueller Transparently securing data for transmission on financial networks

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3869585B2 (ja) * 1999-07-30 2007-01-17 三洋電機株式会社 複数の二次電池の放電方法と組電池
US7634668B2 (en) 2002-08-22 2009-12-15 Nvidia Corporation Method and apparatus for adaptive power consumption
JP3896973B2 (ja) * 2003-02-25 2007-03-22 株式会社デンソー 車両用電気系の管理方法
JP4230463B2 (ja) * 2003-09-03 2009-02-25 シャープ株式会社 制御装置、通信装置、通信機器、電子装置、および情報処理装置
TW200805047A (en) 2005-12-23 2008-01-16 Koninkl Philips Electronics Nv Performance analysis based system level power management
US7525373B1 (en) 2008-05-19 2009-04-28 International Business Machines Corporation Compensation of process and voltage variability in multi-threshold dynamic voltage scaling circuits
US8200371B2 (en) 2009-06-25 2012-06-12 Qualcomm Incorporated Prediction engine to control energy consumption
JP2011200102A (ja) * 2010-02-25 2011-10-06 Sanyo Electric Co Ltd 蓄電システム
US8694811B2 (en) 2010-10-29 2014-04-08 Texas Instruments Incorporated Power management for digital devices
US9374787B2 (en) * 2011-02-10 2016-06-21 Alcatel Lucent Method and apparatus of smart power management for mobile communication terminals using power thresholds
US9086883B2 (en) 2011-06-10 2015-07-21 Qualcomm Incorporated System and apparatus for consolidated dynamic frequency/voltage control
JP5868618B2 (ja) * 2011-06-14 2016-02-24 オリンパス株式会社 情報処理装置、画像処理システム及びプログラム
KR102001414B1 (ko) * 2012-09-27 2019-07-18 삼성전자주식회사 데이터 트랜잭션에 따라 전력공급을 제어하는 시스템-온-칩 및 그 동작방법
US9672046B2 (en) 2012-12-28 2017-06-06 Intel Corporation Apparatus and method for intelligently powering heterogeneous processor components
US8975954B2 (en) 2013-01-08 2015-03-10 Qualcomm Incorporated Method for performing adaptive voltage scaling (AVS) and integrated circuit configured to perform AVS
US9933827B2 (en) 2013-02-19 2018-04-03 Qualcomm Incorporated Method and apparatus for hybrid chip-level voltage scaling

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060049256A1 (en) 2004-09-07 2006-03-09 Clay Von Mueller Transparently securing data for transmission on financial networks

Also Published As

Publication number Publication date
US9660649B2 (en) 2017-05-23
JP2017535878A (ja) 2017-11-30
EP3221765A1 (en) 2017-09-27
JP6563493B2 (ja) 2019-08-21
US20160142054A1 (en) 2016-05-19
WO2016081159A1 (en) 2016-05-26
CN107003708B (zh) 2020-05-26
KR20170085505A (ko) 2017-07-24
CN107003708A (zh) 2017-08-01

Similar Documents

Publication Publication Date Title
KR102516708B1 (ko) 총체적 에너지 관리를 위한 전압 스케일링
US8102720B2 (en) System and method of pulse generation
US20100231282A1 (en) System and Method of Clock Tree Synthesis
US8200371B2 (en) Prediction engine to control energy consumption
US8493134B2 (en) Method and apparatus to provide a clock signal to a charge pump
TWI600994B (zh) 運用回饋之多模式電壓調節技術
KR101513090B1 (ko) 저전력 파워-온 제어 회로들의 방법들 및 구현
US8458116B2 (en) Generating a power model for an electronic device
US8341576B2 (en) Semiconductor device and designing method of the same
EP3353618B1 (en) Leakage current supply circuit for reducing low drop-out voltage regulator headroom
WO2011109510A1 (en) System and method of test mode gate operation
JP2013145550A (ja) システムオンチップの設計方法、設計システム、及びシステムオンチップ
KR101725828B1 (ko) 메모리 어레이의 동작 전압을 조정하는 시스템 및 방법
WO2011091217A2 (en) System and method of adjusting a resistance-based memory circuit parameter
US9542518B2 (en) User experience based management technique for mobile system-on-chips
US8581667B2 (en) Tuning voltage range extension circuit and method
US20160063170A1 (en) Memory redundancy reduction

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4