KR101874726B1 - Pci 익스프레스 강화 - Google Patents

Pci 익스프레스 강화 Download PDF

Info

Publication number
KR101874726B1
KR101874726B1 KR1020167013929A KR20167013929A KR101874726B1 KR 101874726 B1 KR101874726 B1 KR 101874726B1 KR 1020167013929 A KR1020167013929 A KR 1020167013929A KR 20167013929 A KR20167013929 A KR 20167013929A KR 101874726 B1 KR101874726 B1 KR 101874726B1
Authority
KR
South Korea
Prior art keywords
link
parity information
lane
error
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020167013929A
Other languages
English (en)
Korean (ko)
Other versions
KR20160077147A (ko
Inventor
주오구오 우
샤르마 드벤드라 다스
엠디 모히우딘 마줌더
서바스 바스톨라
카이 시아오
Original Assignee
인텔 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 인텔 코포레이션 filed Critical 인텔 코포레이션
Publication of KR20160077147A publication Critical patent/KR20160077147A/ko
Application granted granted Critical
Publication of KR101874726B1 publication Critical patent/KR101874726B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4265—Bus transfer protocol, e.g. handshake; Synchronisation on a point to point bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0026—PCI express

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Computer Hardware Design (AREA)
  • Information Transfer Systems (AREA)
  • Bus Control (AREA)
  • Detection And Correction Of Errors (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Communication Control (AREA)
KR1020167013929A 2013-12-26 2013-12-26 Pci 익스프레스 강화 Active KR101874726B1 (ko)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2013/077762 WO2015099724A1 (en) 2013-12-26 2013-12-26 Pci express enhancements

Related Child Applications (1)

Application Number Title Priority Date Filing Date
KR1020187016714A Division KR102041743B1 (ko) 2013-12-26 2013-12-26 Pci 익스프레스 강화

Publications (2)

Publication Number Publication Date
KR20160077147A KR20160077147A (ko) 2016-07-01
KR101874726B1 true KR101874726B1 (ko) 2018-07-04

Family

ID=53479390

Family Applications (2)

Application Number Title Priority Date Filing Date
KR1020167013929A Active KR101874726B1 (ko) 2013-12-26 2013-12-26 Pci 익스프레스 강화
KR1020187016714A Active KR102041743B1 (ko) 2013-12-26 2013-12-26 Pci 익스프레스 강화

Family Applications After (1)

Application Number Title Priority Date Filing Date
KR1020187016714A Active KR102041743B1 (ko) 2013-12-26 2013-12-26 Pci 익스프레스 강화

Country Status (9)

Country Link
US (4) US20170163286A1 (https=)
EP (2) EP3087492B1 (https=)
JP (1) JP6251806B2 (https=)
KR (2) KR101874726B1 (https=)
CN (2) CN105793828B (https=)
BR (1) BR112016012048B1 (https=)
DE (1) DE112013007732B4 (https=)
RU (1) RU2645288C2 (https=)
WO (1) WO2015099724A1 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11726870B2 (en) 2021-02-18 2023-08-15 SK Hynix Inc. Peripheral component interconnect express interface device and system including the same

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2645288C2 (ru) 2013-12-26 2018-02-19 Интел Корпорейшн Усовершенствование интерфейса pci express
US20170270062A1 (en) * 2016-03-21 2017-09-21 Intel Corporation In-band retimer register access
CN107870832B (zh) * 2016-09-23 2021-06-18 伊姆西Ip控股有限责任公司 基于多维度健康诊断方法的多路径存储设备
US10784986B2 (en) * 2017-02-28 2020-09-22 Intel Corporation Forward error correction mechanism for peripheral component interconnect-express (PCI-e)
US10250436B2 (en) * 2017-03-01 2019-04-02 Intel Corporation Applying framing rules for a high speed data link
US10789201B2 (en) * 2017-03-03 2020-09-29 Intel Corporation High performance interconnect
US10091873B1 (en) * 2017-06-22 2018-10-02 Innovium, Inc. Printed circuit board and integrated circuit package
US10917976B1 (en) * 2017-07-12 2021-02-09 Juniper Networks, Inc. Designing a printed circuit board (PCB) to detect slivers of conductive material included within vias of the PCB
US12455850B2 (en) * 2017-09-28 2025-10-28 Sk Hynix Nand Product Solutions Corp. Root complex integrated endpoint emulation of a discreet PCIE endpoint
US10601425B2 (en) * 2018-05-30 2020-03-24 Intel Corporation Width and frequency conversion with PHY layer devices in PCI-express
US11467999B2 (en) 2018-06-29 2022-10-11 Intel Corporation Negotiating asymmetric link widths dynamically in a multi-lane link
US10771189B2 (en) 2018-12-18 2020-09-08 Intel Corporation Forward error correction mechanism for data transmission across multi-lane links
US11637657B2 (en) 2019-02-15 2023-04-25 Intel Corporation Low-latency forward error correction for high-speed serial links
US11249837B2 (en) 2019-03-01 2022-02-15 Intel Corporation Flit-based parallel-forward error correction and parity
US10846247B2 (en) * 2019-03-05 2020-11-24 Intel Corporation Controlling partial link width states for multilane links
US11397701B2 (en) * 2019-04-30 2022-07-26 Intel Corporation Retimer mechanisms for in-band link management
US11296994B2 (en) 2019-05-13 2022-04-05 Intel Corporation Ordered sets for high-speed interconnects
US12041345B2 (en) * 2019-06-18 2024-07-16 Sony Semiconductor Solutions Corporation Transmission device, reception device, and communication system
RU195892U1 (ru) * 2019-10-30 2020-02-07 Федеральное государственное унитарное предприятие "Государственный научно-исследовательский институт авиационных систем" (ФГУП "ГосНИИАС") Модуль процессорный
US11836101B2 (en) 2019-11-27 2023-12-05 Intel Corporation Partial link width states for bidirectional multilane links
US11740958B2 (en) 2019-11-27 2023-08-29 Intel Corporation Multi-protocol support on common physical layer
US11467834B2 (en) 2020-04-01 2022-10-11 Samsung Electronics Co., Ltd. In-memory computing with cache coherent protocol
US12189470B2 (en) 2020-09-18 2025-01-07 Intel Corporation Forward error correction and cyclic redundancy check mechanisms for latency-critical coherency and memory interconnects
US12216607B2 (en) * 2020-11-16 2025-02-04 Intel Corporation Source ordering in device interconnects
US11960367B2 (en) 2021-05-24 2024-04-16 SK Hynix Inc. Peripheral component interconnect express device and operating method thereof
KR102635457B1 (ko) * 2021-05-24 2024-02-13 에스케이하이닉스 주식회사 PCIe 장치 및 이를 포함하는 컴퓨팅 시스템
US20220156211A1 (en) * 2021-12-22 2022-05-19 Intel Corporation Dynamic provisioning of pcie devices at run time for bare metal servers
US12362306B2 (en) * 2021-12-30 2025-07-15 Intel Corporation Clock-gating in die-to-die (D2D) interconnects
TWI800443B (zh) * 2022-08-15 2023-04-21 緯穎科技服務股份有限公司 快速周邊組件互連裝置的錯誤回報優化方法以及快速周邊組件互連裝置的錯誤回報優化系統
WO2024246977A1 (ja) * 2023-05-26 2024-12-05 三菱電機株式会社 送信装置、受信装置、通信システム、送信方法、受信方法および通信方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008059134A (ja) 2006-08-30 2008-03-13 Nec Computertechno Ltd データ転送方式およびデータ転送方法
JP2008262538A (ja) 2007-01-30 2008-10-30 Hewlett-Packard Development Co Lp 入出力（ｉ／ｏ）エラーをハンドリングするための方法及びシステム

Family Cites Families (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4631666A (en) * 1982-10-25 1986-12-23 Burroughs Corporation Data transfer network for variable protocol management
JPH08286993A (ja) * 1995-04-19 1996-11-01 Hitachi Ltd 回線障害解析情報の採取方法
US6173330B1 (en) * 1996-09-17 2001-01-09 Motorola, Inc. Delivery and acquisition of data segments with optimized inter-arrival time
CN1285201C (zh) * 1997-05-13 2006-11-15 世嘉股份有限公司 数据传输方法及使用该方法的游戏机和外围设备
US7010607B1 (en) * 1999-09-15 2006-03-07 Hewlett-Packard Development Company, L.P. Method for training a communication link between ports to correct for errors
US6961347B1 (en) * 2000-06-20 2005-11-01 Hewlett-Packard Development Company, L.P. High-speed interconnection link having automated lane reordering
US7464307B2 (en) * 2003-03-25 2008-12-09 Intel Corporation High performance serial bus testing methodology
US7444558B2 (en) * 2003-12-31 2008-10-28 Intel Corporation Programmable measurement mode for a serial point to point link
US7424564B2 (en) * 2004-03-23 2008-09-09 Qlogic, Corporation PCI—express slot for coupling plural devices to a host system
US7746795B2 (en) * 2004-07-23 2010-06-29 Intel Corporation Method, system, and apparatus for loopback parameter exchange
US7412642B2 (en) * 2005-03-09 2008-08-12 Sun Microsystems, Inc. System and method for tolerating communication lane failures
US7493434B1 (en) * 2005-05-25 2009-02-17 Dafca, Inc. Determining the value of internal signals in a malfunctioning integrated circuit
US7353443B2 (en) * 2005-06-24 2008-04-01 Intel Corporation Providing high availability in a PCI-Express link in the presence of lane faults
US20070005248A1 (en) * 2005-06-29 2007-01-04 Intel Corporation Data reconstruction in link-based interconnects
US7644347B2 (en) * 2005-09-30 2010-01-05 Intel Corporation Silent data corruption mitigation using error correction code with embedded signaling fault detection
ES2353609T3 (es) 2006-05-17 2011-03-03 Research In Motion Limited Método y sistema para una indicación de liberación de conexión de señalización en una red umts.
BRPI0705715B1 (pt) * 2006-05-17 2019-12-24 Blackberry Ltd método e sistema para sinalização de indicação de causa de liberação em uma rede de umts
US7836352B2 (en) * 2006-06-30 2010-11-16 Intel Corporation Method and apparatus for improving high availability in a PCI express link through predictive failure analysis
US7917828B2 (en) * 2006-12-28 2011-03-29 Intel Corporation Providing error correction coding for probed data
US7769048B2 (en) 2008-06-25 2010-08-03 Intel Corporation Link and lane level packetization scheme of encoding in serial links
JP5407230B2 (ja) 2008-09-08 2014-02-05 日本電気株式会社 Ｐｃｉカード、マザーボード、ｐｃｉバスシステム、制御方法、及びプログラム
US8369233B2 (en) * 2008-10-02 2013-02-05 Endace Technology Limited Lane synchronisation
US8161210B1 (en) * 2008-11-03 2012-04-17 Integrated Device Technology Inc. Multi-queue system and method for deskewing symbols in data streams
US8307265B2 (en) * 2009-03-09 2012-11-06 Intel Corporation Interconnection techniques
JP5252074B2 (ja) 2009-03-10 2013-07-31 富士通株式会社 送受信装置、データの送受信方法
US7958404B2 (en) * 2009-03-31 2011-06-07 Intel Corporation Enabling resynchronization of a logic analyzer
US8970750B2 (en) 2010-11-12 2015-03-03 Sony Corporation Image outputting apparatus, image outputting method, image processing apparatus, image processing method, program, data structure and imaging apparatus
US8874820B2 (en) 2010-12-28 2014-10-28 Silicon Image, Inc. Mechanism for facilitating a configurable port-type peripheral component interconnect express/serial advanced technology attachment host controller architecture
US8929398B2 (en) * 2011-06-20 2015-01-06 Texas Instruments Incorporated Data frame for PLC having destination address in the PHY header
CN102546515A (zh) * 2012-02-14 2012-07-04 北京邮电大学 光正交频分复用变速率传输系统和方法
US9032102B2 (en) 2012-03-02 2015-05-12 International Business Machines Corporation Decode data for fast PCI express multi-function device address decode
US8549205B1 (en) 2012-05-22 2013-10-01 Intel Corporation Providing a consolidated sideband communication channel between devices
CN106681938B (zh) * 2012-10-22 2020-08-18 英特尔公司 用于控制多时隙链路层微片中的消息收发的装置和系统
US9262270B2 (en) * 2012-12-28 2016-02-16 Intel Corporation Live error recovery
US9281970B2 (en) * 2013-10-11 2016-03-08 Intel Corporation Error burst detection for assessing reliability of a communication link
US9385962B2 (en) * 2013-12-20 2016-07-05 Intel Corporation Method and system for flexible credit exchange within high performance fabrics
RU2645288C2 (ru) 2013-12-26 2018-02-19 Интел Корпорейшн Усовершенствование интерфейса pci express

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008059134A (ja) 2006-08-30 2008-03-13 Nec Computertechno Ltd データ転送方式およびデータ転送方法
JP2008262538A (ja) 2007-01-30 2008-10-30 Hewlett-Packard Development Co Lp 入出力（ｉ／ｏ）エラーをハンドリングするための方法及びシステム

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11726870B2 (en) 2021-02-18 2023-08-15 SK Hynix Inc. Peripheral component interconnect express interface device and system including the same

Also Published As

Publication number Publication date
CN105793828A (zh) 2016-07-20
EP3361390A1 (en) 2018-08-15
RU2645288C2 (ru) 2018-02-19
JP2017504095A (ja) 2017-02-02
JP6251806B2 (ja) 2017-12-20
KR20180069111A (ko) 2018-06-22
BR112016012048B1 (pt) 2023-01-24
EP3087492B1 (en) 2018-11-21
US20180191374A1 (en) 2018-07-05
US11632130B2 (en) 2023-04-18
RU2016120768A (ru) 2017-11-30
DE112013007732B4 (de) 2023-03-23
US11043965B2 (en) 2021-06-22
EP3361390B1 (en) 2020-04-01
EP3087492A4 (en) 2017-08-23
EP3087492A1 (en) 2016-11-02
US20220255559A1 (en) 2022-08-11
US11283466B2 (en) 2022-03-22
WO2015099724A8 (en) 2015-08-27
CN105793828B (zh) 2019-06-21
KR102041743B1 (ko) 2019-11-06
US20200067526A1 (en) 2020-02-27
CN108052466B (zh) 2022-01-04
DE112013007732T5 (de) 2016-12-22
KR20160077147A (ko) 2016-07-01
US20170163286A1 (en) 2017-06-08
BR112016012048A2 (https=) 2017-08-08
CN108052466A (zh) 2018-05-18
WO2015099724A1 (en) 2015-07-02

Similar Documents

Publication Publication Date Title
US11632130B2 (en) PCI express enhancements
US20240160585A1 (en) Sharing memory and i/o services between nodes
US11675003B2 (en) Interconnect retimer enhancements
KR101985157B1 (ko) 멀티칩 패키지 링크
JP7791907B2 (ja) 部分幅リンク状態におけるレイテンシ最適化
US10817454B2 (en) Dynamic lane access switching between PCIe root spaces
US10884758B2 (en) Method, apparatus, and system for propagating PCIe hot reset across a non-transparent bridge on a PCIe add-in card
WO2018160489A1 (en) Applying framing rules for a high speed data link
JP7163554B2 (ja) 装置、方法、プログラム、システム、およびコンピュータ可読ストレージ媒体
JP6552581B2 (ja) 装置、方法、およびシステム

Legal Events

Date Code Title Description
A201 Request for examination
PA0105 International application

Patent event date: 20160525

Patent event code: PA01051R01D

Comment text: International Patent Application

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20160525

Comment text: Request for Examination of Application

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20170914

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20180328

A107 Divisional application of patent
PA0104 Divisional application for international application

Comment text: Divisional Application for International Patent

Patent event code: PA01041R01D

Patent event date: 20180612

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20180628

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20180628

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
FPAY Annual fee payment

Payment date: 20210527

Year of fee payment: 4

PR1001 Payment of annual fee

Payment date: 20210527

Start annual number: 4

End annual number: 4

FPAY Annual fee payment

Payment date: 20220526

Year of fee payment: 5

PR1001 Payment of annual fee

Payment date: 20220526

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20230530

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20231205

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20241128

Start annual number: 8

End annual number: 8