KR101801451B1 - A power supply circuit system using a negative threshold five-terminal NMOS FET device with multiple step connection for application of Off-set Reconfiguration Sensor - Google Patents
A power supply circuit system using a negative threshold five-terminal NMOS FET device with multiple step connection for application of Off-set Reconfiguration Sensor Download PDFInfo
- Publication number
- KR101801451B1 KR101801451B1 KR1020150178716A KR20150178716A KR101801451B1 KR 101801451 B1 KR101801451 B1 KR 101801451B1 KR 1020150178716 A KR1020150178716 A KR 1020150178716A KR 20150178716 A KR20150178716 A KR 20150178716A KR 101801451 B1 KR101801451 B1 KR 101801451B1
- Authority
- KR
- South Korea
- Prior art keywords
- terminal
- voltage
- circuit
- power supply
- bjt
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/12—Testing dielectric strength or breakdown voltage ; Testing or monitoring effectiveness or level of insulation, e.g. of a cable or of an apparatus, for example using partial discharge measurements; Electrostatic testing
- G01R31/1227—Testing dielectric strength or breakdown voltage ; Testing or monitoring effectiveness or level of insulation, e.g. of a cable or of an apparatus, for example using partial discharge measurements; Electrostatic testing of components, parts or materials
- G01R31/1236—Testing dielectric strength or breakdown voltage ; Testing or monitoring effectiveness or level of insulation, e.g. of a cable or of an apparatus, for example using partial discharge measurements; Electrostatic testing of components, parts or materials of surge arresters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
Abstract
There is no constitution of another ordinary transformer circuit and a structure of a zener diode element in a voltage converter for converting a high voltage of AC and DC power to a DC power of low voltage and the voltage between negative gate sources (NMOS) field-effect transistor (FET), that is, a negative threshold voltage 5-terminal NMOS transistor (negative threshold 5-terminal NMOS FET). Therefore, the circuit area of the transformer circuit 100 and the Zener diode 104 is usually removed to remove the area occupied by the circuit area of the transformer circuit 100 and the Zener diode 104, It is possible to implement a cost circuit and realize a circuit without power consumption in standby and operation power supply state by blocking standby and operation power loss and to realize free voltage operation up to high voltage supply region As shown in FIG.
In addition, it is possible to stably detect and amplify a signal of a sensor element whose output signal is weak.
Description
(EN) A voltage converting apparatus for converting a high voltage alternating current and a direct current power source into a low voltage direct current power source, the constitution of the circuit region of the transformer circuit (100) and the zener diode (104) ) And zener diode (104) circuit area, thereby realizing a low-cost circuit and preventing standby and operation power loss, thereby realizing a circuit without power consumption in standby and operation power supply state And a power supply circuit device capable of implementing a free voltage operation using a negative threshold voltage emmos transistor element.
In a voltage converting apparatus for converting a high voltage AC power source to a low voltage DC power source, the normal
Therefore, it becomes an obstacle factor in constructing a low cost circuit. On the other hand, the circuit region of the Zener
At this time, a constant current is allowed to flow through the Zener
In order to solve such a problem, it is necessary to construct a circuit without power loss in standby and operation power supply states. Particularly, in terms of energy saving, a circuit configuration without power loss in a standby state is desperately needed.
In addition, a circuit having the same characteristics as described above is also required when converting the voltage of the DC power source such as the automobile power supply to a low voltage.
In recent years, the role of surge protection to protect the system from system transients and lightning-induced transients in the field of communication, ESD (electrostatic discharge) protection to protect circuits against static electricity in mobile communication terminals, notebook PCs, A PN varistor is required.
It is used as a surge absorbing element to prevent a sudden change in voltage (surge) to appliances such as various information devices and control devices. It is used in various parts ranging from power devices such as power plants, substations, and power stations to the core devices of lightning arresters for safeguarding equipment from lightning strikes.
Accordingly, there is a strong demand for protecting the system from power surges, ridiculous surges, and the like that occur in these devices.
A surge protection device (SPD, VTMS, or Transient Voltage Surge Suppressor: TVSS) is used in order to prevent surges from destroying or malfunctioning electronic equipment installed in the power system from such transient external surges. Should be installed.
The embodiment of the present invention has the following features.
First, the circuit area of the
Second, by eliminating the configuration of the circuit region of the
Third, a negative threshold Vt depletion NMOS (N-type metal oxide semiconductor) field effect transistor (FET) critical high voltage (about 1000V or higher) A free voltage operation can be realized.
Fourth, a depletion NMOS (N-type metal oxide semiconductor) field effect transistor (FET) having a negative threshold Vt, that is, a negative Vgs characteristic, effect transistors, i.e., elements of a negative threshold 5-terminal NMOS FET, to enable stable operation in the operational characteristics of the circuit. .
Fifth, even when the voltage of the DC power source such as the automobile power source is converted into the DC voltage of the low voltage, the same circuit can be used to implement it.
Sixth, it is possible to realize the function of PN varistor as the role of power surge, Brain Brain surge, and electrostatic discharge (ESD) protection.
Seventh, when N negative threshold voltage 5-terminal NMOS FETs are constructed by the step connection method, the voltage of N times of Vgs and the voltage of N times of Vgs at the final stage are realized. . ≪ / RTI >
Eighth, the relay coil device is separately configured to turn off the power supply circuit in the control operation state, thereby enabling ON / OFF of the drive device.
Ninth, it is possible to stably detect and amplify a signal of a sensor element whose output signal is weak.
A voltage converting apparatus for converting a high-voltage alternating current and a direct-current power source into a low-voltage direct-current power source, the configuration of the
In addition, since the input voltage of the high voltage AC and DC power supplies must operate over a wide voltage range, it is required to have such an operating characteristic that the same output voltage characteristics can be maintained in all voltage operating ranges. And a free voltage operation characteristic.
A depletion NMOS transistor having a negative threshold voltage, that is, a voltage between negative gate sources (negative Vgs), in a voltage converter for converting AC and DC power to a voltage of a DC power source, Includes a configuration of a field effect transistor (FET), that is, a configuration of a negative threshold 5-terminal NMOS FET. The negative threshold 5-terminal NMOS FET includes a drain D, a gate G, a source S, an isolated body, B) and a P-substrate (P-substrate: P-Sub). The threshold voltage (Vt: Vgs) of the negative threshold 5-terminal NMOS FET may be a negative value such as -1V, -2V, -3V, -4V, . The gate is connected to the ground terminal of the P-substrate and the drain D is connected to the terminal to which power is supplied before the voltage conversion. -1 power supply terminal, respectively.
As described above, the embodiment of the present invention has the following effects.
First, the circuit area of the
Second, by eliminating the configuration of the circuit region of the
Third, the input voltage of AC and DC power supplies of high voltage must operate over a wide voltage range. Therefore, it is required to have such an operating characteristic that the same output voltage characteristics can be maintained in all voltage operating ranges. (About 1000 V or more) power supply voltage range.
Fourth, a depletion NMOS (N-type metal oxide semiconductor) field effect transistor (FET) having a negative threshold Vt, that is, a negative Vgs characteristic, transistor, or a negative threshold 5-terminal NMOS FET), so that a stable operation can be realized in the operational characteristics of the circuit. Effect.
Fifth, the same circuit can be used to convert a voltage of a DC power source such as a vehicle power source into a DC voltage of a low voltage.
Sixth, it is possible to implement a PN varistor function as a role of power surge, rational brace, and electrostatic discharge (ESD) protection.
Seventh, when N negative threshold voltage 5-terminal NMOS FETs are constructed by the step connection method, the voltage of N times of Vgs and the voltage of N times of Vgs at the final stage are realized. The present invention provides an effect that is feasible.
Eighth, the relay coil device is separately formed, and the power supply circuit is cut off under the control operation condition, thereby enabling ON / OFF of the driving device.
Ninthly, it is possible to stably detect and amplify a signal of a sensor element whose output signal is weak.
It will be apparent to those skilled in the art that various modifications, additions, and substitutions are possible, and that various modifications, additions and substitutions are possible, within the spirit and scope of the appended claims. As shown in Fig.
BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 is a configuration diagram of a voltage conversion circuit using a normal transformer circuit and a zener diode; Fig.
2 is a terminal block diagram of a negative threshold 5-terminal NMOS FET of the present invention.
3 is an operational characteristic diagram of a negative threshold 5-terminal NMOS FET of the present invention.
4 is a configuration diagram of a power amplification voltage conversion circuit using a negative threshold voltage 5-terminal NMOS FET of the present invention.
FIG. 5 is a schematic diagram of a power supply terminal synthesis configuration of a power amplification voltage conversion circuit using a negative threshold 5-terminal NMOS FET of the present invention. FIG.
6 is an operational waveform diagram of a power amplification voltage conversion circuit using a negative threshold 5-terminal NMOS FET of the present invention.
7 is a configuration diagram of a sensor sensing and amplifying operation circuit of the present invention;
8 is a configuration diagram of a reconfiguration variable resistor circuit for off-set resetting of the present invention.
Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings.
1 is a configuration diagram of a voltage conversion circuit using a normal transformer circuit and a zener diode.
A rectifying
The rectifying
Therefore, it becomes an obstacle factor in constructing a low cost circuit.
On the other hand, the circuit region of the
The
At this time, a constant current flows to the Zener diode in the standby or operating power supply state, thereby securing the output voltage characteristic of the constant voltage from the output voltage. Therefore, a certain amount of standby or operation power is lost in standby or operating power supply.
2 is a terminal block diagram of a negative threshold 5-terminal NMOS FET of the present invention.
A configuration of a depletion NMOS field effect transistor (FET) having a negative threshold voltage Vt, that is, a voltage between negative gate sources (negative Vgs) And a configuration of a threshold voltage 5-terminal NMOS FET.
The negative threshold 5-terminal NMOS FET includes a drain D, a gate G, a source S, an isolated body, B) and a P-substrate (P-substrate).
The threshold voltage (Vt: Vgs) of the negative threshold 5-terminal NMOS FET may be a negative value such as -1V, -2V, -3V, -4V, .
The P-type isolated body (B) terminal has an isolated element structure and is connected to a common ground terminal for supplying a 0V ground voltage according to a design selection method as follows The first connection method and the second connection method, which is connected to the source (S) terminal and used as an output terminal, are possible.
More specifically,
As a first method, the gate (G) terminal, the isolated body (B) terminal, and the P-substrate (P-sub) Respectively.
In another alternative method, the gate (G) terminal and the P-substrate (P-sub) terminal are respectively connected to a common ground terminal for supplying a ground voltage of 0V, An isolated body (B) terminal is connected to the source (S) terminal and is used as an output terminal.
And the gate (G) terminal may be supplied with a separate control voltage.
The drain (D) terminal is a semiconductor doping region having an n-type semiconductor characteristic, and is a terminal configuration for connecting to a power supply. The drain (D) terminal is characterized by being capable of applying a high voltage of about 1000 V or more, that is, a free voltage.
In addition, the drain (D) terminal region may surround the isolated body (B) terminal and the source (S) terminal region and may be included in the drain (D) terminal region .
The drain (D) terminal region is directly contacted with a P-substrate (P-sub) terminal to form a PN varistor structure.
The PN varistor is connected in parallel to the drain (D) terminal region to be protected. The PN varistor acts as a nonconductor at a constant voltage or lower, but it does not affect the circuit. However, when a certain voltage or more is applied, the PN varistor connected in parallel becomes a conductor, - P-substrate (P-sub) terminal to protect the device from surge.
Additional operating characteristics of the PN varistor structure are as follows.
Varistors are short for variable resistors, sometimes called VDRs (Voltage-Dependent Resistors). The role of the PN varistor is a semiconductor device whose resistance varies according to the input voltage, as can be expected from the above name.
A typical PN varistor is characterized by a nonlinear I-V plot, which acts as an insulator for electricity until a certain breakdown voltage, but after the breakdown voltage it exhibits the nature of the conductor.
When a low voltage microprocessor is used in a system or device, a surge that occurs when a lightning strike or switch is opened can cause system stoppage, equipment burnout or deterioration, data transmission error, communication error, The failure of the system, such as inoperability, can occur momentarily. This is a big weakness of the system using the semiconductor. To protect this weak point, a PN varistor is needed.
The source S terminal is a semiconductor doping region having an n-type semiconductor characteristic and is used as an output terminal for obtaining a target output power supply voltage. The source S terminal may be connected to the isolated body B terminal as an output terminal or may be used as an output terminal using only the source S terminal. Specification characteristics.
3 is an operational characteristic diagram of a negative threshold 5-terminal NMOS FET of the present invention.
A negative threshold voltage at the Vds between the gate (G) terminal and the source (S) terminal, Vgs, and the current between the drain (D) terminal and the source (S) A threshold voltage value of a voltage 5-terminal NMOS FET is characterized by having a negative value (VT).
4 is a configuration diagram of a power amplification voltage conversion circuit using a negative threshold voltage 5-terminal NMOS FET of the present invention.
The rectification and power supply circuit of the present invention is a circuit region for converting AC input power to DC output power. It is also characterized in that it can be used for converting DC input power to DC output power.
That is, the present invention is also applicable to a case where a DC power source is connected to a DC power source regardless of the polarity of the DC power source.
The rectification and power supply circuit of the present invention includes an
The relay circuit 491 cuts off the supply power applied to the separate load, and implements a switching switching operation that opens or closes the electric circuit of the load in accordance with the operation signal of the
The
Or the
The circuit configurations of the first half-wave
Wave
The
The connection configuration of the first negative threshold voltage 5-
The
The source (S)
An
The
The drain of the negative threshold 5-
The source (S) terminal 407 is connected to the P-type isolated body (B)
The drain (D) terminal 404 is connected to the
The threshold voltage (Vt: Vgs) of the negative threshold 5-
The gate (G) terminal 405 and the P-substrate (P-sub) terminal 406 are connected to a common ground terminal for supplying a ground voltage of 0V, respectively.
The connection configuration of the second negative threshold voltage 5-
The source (S)
An ESD2 element 482 is formed between the
The source (S) terminal 413 is common to the isolated body (B) terminal of the negative threshold 5-
The drain (D) terminal 410 is a semiconductor doping region having an n-type semiconductor characteristic and is connected to the
The threshold voltage (Vt: Vgs) of the negative threshold 5-
The gate (G)
The connection configuration of the Nth negative threshold voltage 5-
The
An
The source (S) terminal 420 is common to the isolated body (B) terminal of the negative threshold 5-
The drain (D) terminal 416 is a semiconductor doping region having an n-type semiconductor characteristic. The
The threshold voltage (Vt: Vgs) of the negative threshold 5-
The gate (G)
The P-substrate (P-sub) terminal 418 is connected to a common ground terminal for supplying a ground voltage of 0V.
Multiple N means one or more natural numbers. The source terminal S (N-1) or the output terminal Step- (N-1) of the negative threshold 5-terminal NMOS FET The next step is to connect the gate to the gate (G) terminal of the threshold voltage 5-terminal NMOS FET.
The Step-N
The
When the
The Step-N
When the
The
5 is a diagram illustrating a power supply terminal synthesis configuration of a power amplification voltage conversion circuit using a negative threshold 5-terminal NMOS FET of the present invention.
The rectification and power supply circuit of the present invention includes an
A
The circuit configurations of the first half-wave
Step-1
Therefore, the Step-1
6 is an operation waveform diagram of a power amplification voltage conversion circuit using a negative threshold voltage 5-terminal NMOS FET of the present invention.
The input power source 500 includes an AC waveform of a first half wave and a second half wave and has a negative threshold voltage 5-terminal in a circuit region of the first half wave
The threshold voltage (Vt: Vgs) of the negative threshold 5-
The voltage of the Step-1 power supply terminal 508 of the source S terminal 407 is lower than the threshold voltage Vt of the negative threshold 5-terminal NMOS FET : + 1V, + 2V, + 3V, + 4V, and the like, respectively, corresponding to the output voltage Vgs.
Further, the voltage is increased by the threshold voltage (Vgs) of the negative threshold voltage 5-terminal NMOS FET for each step.
Therefore, when N negative threshold voltage 5-terminal NMOS FETs are constructed in this way, voltages of N times of Vgs and voltages of N times Vgs can be obtained at the final stage .
7 is a configuration diagram of a sensor sensing and amplifying operation circuit of the present invention.
The
One output terminal SN_L of the
The other output terminal SN_R of the
The emitter terminals of the BJT 704 and the
The SN_L is commonly connected to the collector and base terminals of the
SN_R is commonly connected to the collector and base terminals of the BJT 701, which is an NPN transistor.
The emitter terminals of the
The SN_L is connected to one terminal of a resistance element Rbias_L for supplying a bias voltage. The other terminal of Rbias_L is connected to the power supply terminal VDD.
The SN_R is connected to one terminal of a resistor element Rbias_R for supplying a bias voltage. The other terminal of the Rbias_R is connected to the power supply terminal VDD.
The collector terminal of the BJT 704, which is an NPN transistor, is connected to one terminal BN of a Roff_set_L (Reconfiguration) resistor element for controlling the off-set voltage.
The collector terminal of the
The other terminals of the resistors TN and Roff_set_R, which are the other terminals of the resistance element Roff_set_L (Reconfiguration), are connected to the two inverters of the
One of the inverters of the
The other inverter of the
The two inverters of the
The power supply terminal of the
One output terminal of the
The output signal of the
The power terminal VDD is connected to the composite Step-N
8 is a configuration diagram of a reconfiguration variable resistor circuit for off-set reconfiguration of the present invention.
A reconfiguration circuit is formed between the BN, which is one terminal of the off_set_L (Reconfiguration) and the TN, which is the other terminal, as a resistance element for controlling the off-set voltage.
That is, the resistance element is divided into a plurality of resistors between the BN which is one terminal of the Roff_set_L (Reconfiguration) and the TN which is the other terminal.
And the drain terminals of the NMOS switches, which are the bypass switch elements, are connected to the split resistor terminals. The source terminal of the NMOS switch, which is a bypass switch element, is commonly connected to the BN or the TN.
Gate terminals of the NMOS switches are connected to decoder output signals, respectively. The decoder input signal is connected to a plurality of external Pad signals.
The external pad signal can be connected to the PCB (Printed Circuit Board) level by wire bonding.
One of the plurality of output signals of the decoder is activated by the combination of the external Pad signals.
Accordingly, the resistance value of the Roff_set_L (Reconfiguration) is reset at the PCB (Printed Circuit Board) level.
100 input power
101 transformer circuit
102 rectifier circuit
104 Zener diode
105 Step-1 Power supply terminal
400 input power
401 first input terminal
402 second input terminal
403 negative threshold voltage 5-terminal NMOS FET with negative threshold
404 drain (D) terminal
405 gate (G) terminal
406 P-substrate (P-sub) terminal
407 source (S) terminal
408 Step-1 power supply terminal
414 Step-2 power supply terminal
420 Step-N power supply terminal
Claims (2)
One output terminal SN_L of the sensor 710 is connected to the base terminal of the BJT 704 which is an NPN transistor,
The other output terminal SN_R of the sensor 710 is connected to the base terminal of the BJT 703 which is an NPN transistor,
The emitter terminals of the BJT 704 and the BJT 703, which are NPN transistors, are connected to a ground terminal GND,
The SN_L is commonly connected to the collector and base terminals of the BJT 702, which is an NPN transistor,
SN_R is commonly connected to the collector and base terminals of the BJT 701, which is an NPN transistor,
The emitter terminals of the BJT 702 and the BJT 701, which are NPN transistors, are connected to the ground terminal GND,
The collector terminal of the BJT 704, which is the NPN transistor, is connected to the BN, which is one terminal of Roff_set_L (Reconfiguration), which is a resistance element for controlling the off-set voltage,
The collector terminal of the BJT 703, which is the NPN transistor, is connected to one terminal of the resistor element Roff_set_R for controlling the off-set voltage,
The other terminals of the other terminals TN and Roff_set_R of the resistance element Roff_set_L (Reconfiguration) are connected to the two inverters of the latch circuit 711,
One of the inverters of the latch circuit 711 is composed of an NMOS NM 706 and a PMOS PM 708,
The other inverter of the latch circuit 711 is composed of an NMOS NM 705 and a PMOS PM 707,
The two inverters of the latch circuit 711 are connected to each other in a cross-coupled manner,
The power source terminal of the latch circuit 711 is connected to the power source terminal VDD,
The resistance element is divided into a plurality of resistors between the BN, which is one terminal of Roff_set_L (Reconfiguration), and the TN, which is the other terminal,
A drain terminal of an NMOS switch which is a bypass switch element is connected to each of the plurality of divided resistance terminals,
The source terminal of the NMOS switch which is a bypass switch element is commonly connected to the BN or the TN,
Gate terminals of the NMOS switches are connected to decoder output signals,
The decoder input signal is connected to a plurality of external Pad signals,
The external Pad signal is connected to a PCB (Printed Circuit Board) level by wire bonding,
And the power supply terminal (VDD) is connected to the composite step-N power supply terminal (520).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020150178716A KR101801451B1 (en) | 2015-12-15 | 2015-12-15 | A power supply circuit system using a negative threshold five-terminal NMOS FET device with multiple step connection for application of Off-set Reconfiguration Sensor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020150178716A KR101801451B1 (en) | 2015-12-15 | 2015-12-15 | A power supply circuit system using a negative threshold five-terminal NMOS FET device with multiple step connection for application of Off-set Reconfiguration Sensor |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20170070960A KR20170070960A (en) | 2017-06-23 |
KR101801451B1 true KR101801451B1 (en) | 2017-12-20 |
Family
ID=59283604
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020150178716A KR101801451B1 (en) | 2015-12-15 | 2015-12-15 | A power supply circuit system using a negative threshold five-terminal NMOS FET device with multiple step connection for application of Off-set Reconfiguration Sensor |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR101801451B1 (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140145762A1 (en) | 2012-08-06 | 2014-05-29 | Texas Instruments Incorporated | Power supply sensing circuits in integrated circuits |
-
2015
- 2015-12-15 KR KR1020150178716A patent/KR101801451B1/en active IP Right Grant
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140145762A1 (en) | 2012-08-06 | 2014-05-29 | Texas Instruments Incorporated | Power supply sensing circuits in integrated circuits |
Also Published As
Publication number | Publication date |
---|---|
KR20170070960A (en) | 2017-06-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101734767B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device for Offset-decoder strong-ARM amplifier | |
KR101734766B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device for Offset-generation strong-ARM amplifier | |
KR101661085B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device for fuse offset-decoder strong-ARM amplifier | |
KR101729838B1 (en) | An earth leakage breaker system using a five-terminal NMOS FET device embedded with power LDMOS trip driver | |
KR101661881B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device for calibration offset-decoder strong-ARM amplifier | |
KR101801450B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device with multiple step connection for application of Sensor | |
KR101822721B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device with multiple step connection for XOR logic operation of Sensor signal | |
KR101801451B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device with multiple step connection for application of Off-set Reconfiguration Sensor | |
KR101734768B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device for double strong-ARM amplifier | |
KR101694091B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device for Flyback inductor schematic application | |
KR101689971B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device with multiple step connection for single-phase full-wave driver | |
KR101689974B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device with multiple step connection for three-phase driver | |
KR101689972B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device with multiple step connection for single-phase full-wave application | |
KR101677387B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device with multiple step connection for power amplification using power save mode control | |
KR101689973B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device with multiple step connection for three-phase rectifier | |
KR101689970B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device with multiple step connection for single-phase full-wave rectifier | |
KR20170027225A (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device with multiple step connection for power amplification using power save leakage control | |
KR101689969B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device with multiple step connection for negative DC/DC converter | |
KR101971361B1 (en) | A Sensing Detection Voltage Generation Strong-ARM Amplifier | |
KR101775831B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device for Mirror-decoder strong-ARM amplifier | |
KR101705453B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device with multiple step connection for power RF | |
KR101694101B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device for full-wave rectifier regulation | |
KR101694013B1 (en) | A power supply circuit system using a negative threshold five-terminal NMOS FET device with multiple step connection for boosting voltage | |
KR101689968B1 (en) | An earth leakage breaker system using a five-terminal NMOS FET device for trip control | |
KR101729837B1 (en) | An earth leakage breaker control system using a five-terminal NMOS FET device with reconfiguration decoder |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant |