KR101692460B1 - 압축된 슈퍼타일 이미지들의 디스플레이 - Google Patents

압축된 슈퍼타일 이미지들의 디스플레이 Download PDF

Info

Publication number
KR101692460B1
KR101692460B1 KR1020137004198A KR20137004198A KR101692460B1 KR 101692460 B1 KR101692460 B1 KR 101692460B1 KR 1020137004198 A KR1020137004198 A KR 1020137004198A KR 20137004198 A KR20137004198 A KR 20137004198A KR 101692460 B1 KR101692460 B1 KR 101692460B1
Authority
KR
South Korea
Prior art keywords
frame
super tile
frames
compressed
super
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020137004198A
Other languages
English (en)
Korean (ko)
Other versions
KR20130132752A (ko
Inventor
데이비드 글렌
Original Assignee
에이티아이 테크놀로지스 유엘씨
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 에이티아이 테크놀로지스 유엘씨 filed Critical 에이티아이 테크놀로지스 유엘씨
Publication of KR20130132752A publication Critical patent/KR20130132752A/ko
Application granted granted Critical
Publication of KR101692460B1 publication Critical patent/KR101692460B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/363—Graphics controllers
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/60—Memory management
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/00—3D [Three Dimensional] image rendering
    • G06T15/005—General purpose rendering architectures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T9/00—Image coding
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/02—Handling of images in compressed format, e.g. JPEG, MPEG
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00—Aspects of the architecture of display systems
    • G09G2360/06—Use of more than one graphics processor to process data before displaying to one or more screens
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00—Aspects of the architecture of display systems
    • G09G2360/12—Frame memory handling
    • G09G2360/122—Tiling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
    • H04N19/59—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving spatial sub-sampling or interpolation, e.g. alteration of picture size or resolution

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Graphics (AREA)
  • Multimedia (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Image Processing (AREA)
  • Image Generation (AREA)
KR1020137004198A 2010-07-19 2011-07-19 압축된 슈퍼타일 이미지들의 디스플레이 Active KR101692460B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US36570610P 2010-07-19 2010-07-19
US61/365,706 2010-07-19
PCT/IB2011/002209 WO2012010968A1 (en) 2010-07-19 2011-07-19 Displaying compressed supertile images

Publications (2)

Publication Number Publication Date
KR20130132752A KR20130132752A (ko) 2013-12-05
KR101692460B1 true KR101692460B1 (ko) 2017-01-03

Family

ID=45496573

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020137004198A Active KR101692460B1 (ko) 2010-07-19 2011-07-19 압축된 슈퍼타일 이미지들의 디스플레이

Country Status (6)

Country Link
US (1) US9064468B2 (enExample)
EP (1) EP2596491B1 (enExample)
JP (1) JP5823515B2 (enExample)
KR (1) KR101692460B1 (enExample)
CN (1) CN103026402B (enExample)
WO (1) WO2012010968A1 (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2494903B (en) * 2011-09-22 2017-12-27 Advanced Risc Mach Ltd Graphics processing systems
GR20140100528A (el) * 2014-10-20 2016-06-01 Arm Limited Ενας βασισμενος σε πλακιδια επεξεργαστης γραφικων και μια μεθοδος επεξεργασιας γραφικων σε ενα βασισμενο σε πλακιδια επεξεργαστη
US10163180B2 (en) * 2015-04-29 2018-12-25 Qualcomm Incorporated Adaptive memory address scanning based on surface format for graphics processing
US11150943B2 (en) * 2017-04-10 2021-10-19 Intel Corporation Enabling a single context hardware system to operate as a multi-context system
US10950305B1 (en) * 2018-11-02 2021-03-16 Facebook Technologies, Llc Selective pixel output
EP4029014A4 (en) * 2019-09-13 2023-03-29 Light Field Lab, Inc. LIGHT FIELD DISPLAY SYSTEM FOR ADULT APPLICATIONS
US11127107B2 (en) * 2019-09-30 2021-09-21 Intel Corporation Apparatus and method for real time graphics processing using local and cloud-based graphics processing resources
US12112394B2 (en) 2020-02-03 2024-10-08 Sony Interactive Entertainment Inc. System and method for efficient multi-GPU rendering of geometry by pretesting against screen regions using configurable shaders
US11514549B2 (en) 2020-02-03 2022-11-29 Sony Interactive Entertainment Inc. System and method for efficient multi-GPU rendering of geometry by generating information in one rendering phase for use in another rendering phase
EP4100922A1 (en) * 2020-02-03 2022-12-14 Sony Interactive Entertainment Inc. System and method for efficient multi-gpu rendering of geometry by pretesting against interleaved screen regions before rendering
US11263718B2 (en) 2020-02-03 2022-03-01 Sony Interactive Entertainment Inc. System and method for efficient multi-GPU rendering of geometry by pretesting against in interleaved screen regions before rendering
US11170461B2 (en) 2020-02-03 2021-11-09 Sony Interactive Entertainment Inc. System and method for efficient multi-GPU rendering of geometry by performing geometry analysis while rendering
WO2021158468A1 (en) * 2020-02-03 2021-08-12 Sony Interactive Entertainment Inc. System and method for efficient multi-gpu rendering of geometry by geometry analysis while rendering
US11321800B2 (en) 2020-02-03 2022-05-03 Sony Interactive Entertainment Inc. System and method for efficient multi-GPU rendering of geometry by region testing while rendering
US11080814B1 (en) 2020-02-03 2021-08-03 Sony Interactive Entertainment Inc. System and method for efficient multi-GPU rendering of geometry by pretesting against screen regions using prior frame information
EP4100138A1 (en) * 2020-02-03 2022-12-14 Sony Interactive Entertainment Inc. System and method for efficient multi-gpu rendering of geometry by region testing while rendering
US11120522B2 (en) 2020-02-03 2021-09-14 Sony Interactive Entertainment Inc. System and method for efficient multi-GPU rendering of geometry by subdividing geometry
US11508110B2 (en) 2020-02-03 2022-11-22 Sony Interactive Entertainment Inc. System and method for efficient multi-GPU rendering of geometry by performing geometry analysis before rendering
US20250022095A1 (en) * 2023-07-12 2025-01-16 Microsoft Technology Licensing, Llc Upscaling video data

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003143599A (ja) 2001-10-30 2003-05-16 Mitsubishi Electric Corp 画像伝送装置および画像伝送方法

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04245865A (ja) * 1991-01-31 1992-09-02 Toshiba Corp 画像処理装置
JP3238584B2 (ja) * 1993-12-16 2001-12-17 松下電器産業株式会社 マルチウィンドウ装置
US6630933B1 (en) * 2000-09-01 2003-10-07 Ati Technologies Inc. Method and apparatus for compression and decompression of Z data
US8933945B2 (en) 2002-11-27 2015-01-13 Ati Technologies Ulc Dividing work among multiple graphics pipelines using a super-tiling technique
US9108107B2 (en) * 2002-12-10 2015-08-18 Sony Computer Entertainment America Llc Hosting and broadcasting virtual events using streaming interactive video
US8111928B2 (en) * 2003-02-13 2012-02-07 Ati Technologies Ulc Method and apparatus for compression of multi-sampled anti-aliasing color data
CN1472704A (zh) * 2003-06-27 2004-02-04 上海龙贝信息科技有限公司 二维条形码数字图像信息的增强方法
US7075541B2 (en) * 2003-08-18 2006-07-11 Nvidia Corporation Adaptive load balancing in a multi-processor graphics processing system
US7383412B1 (en) * 2005-02-28 2008-06-03 Nvidia Corporation On-demand memory synchronization for peripheral systems with multiple parallel processors
US7613346B2 (en) 2005-05-27 2009-11-03 Ati Technologies, Inc. Compositing in multiple video processing unit (VPU) systems
US7649537B2 (en) * 2005-05-27 2010-01-19 Ati Technologies, Inc. Dynamic load balancing in multiple video processing unit (VPU) systems
US7612783B2 (en) * 2006-05-08 2009-11-03 Ati Technologies Inc. Advanced anti-aliasing with multiple graphics processing units
EP1889732A1 (en) * 2006-08-18 2008-02-20 Setec Oy Method of superimposing an image onto another, method of personalizing a data carrier using the the method
US8154556B1 (en) * 2007-11-06 2012-04-10 Nvidia Corporation Multiple simultaneous unique outputs from a single display pipeline
CN101452690A (zh) * 2007-11-29 2009-06-10 华邦电子股份有限公司 图像处理方法及系统
US8547382B2 (en) * 2008-05-30 2013-10-01 Advanced Micro Devices, Inc. Video graphics system and method of pixel data compression
US20100066900A1 (en) * 2008-09-12 2010-03-18 Himax Technologies Limited Image processing method

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003143599A (ja) 2001-10-30 2003-05-16 Mitsubishi Electric Corp 画像伝送装置および画像伝送方法

Also Published As

Publication number Publication date
US20120162250A1 (en) 2012-06-28
CN103026402B (zh) 2017-03-29
KR20130132752A (ko) 2013-12-05
JP2013541746A (ja) 2013-11-14
EP2596491A4 (en) 2015-03-04
CN103026402A (zh) 2013-04-03
WO2012010968A1 (en) 2012-01-26
US9064468B2 (en) 2015-06-23
EP2596491A1 (en) 2013-05-29
JP5823515B2 (ja) 2015-11-25
EP2596491B1 (en) 2017-08-30

Similar Documents

Publication Publication Date Title
KR101692460B1 (ko) 압축된 슈퍼타일 이미지들의 디스플레이
US8963931B2 (en) Tiling compaction in multi-processor systems
TWI637346B (zh) 圖形處理系統
JP5595739B2 (ja) グラフィックスを処理する方法およびそのための装置
JP6185211B1 (ja) 適応的シェーディングによるテクスチャルックアップを使用した帯域幅低減
CN103003839B (zh) 反锯齿样本的拆分存储
CN114443307A (zh) 图形处理系统、存储介质和处理基元片段的方法
US8395619B1 (en) System and method for transferring pre-computed Z-values between GPUs
US9070200B2 (en) Graphics processing systems
KR20190100194A (ko) 타일식 아키텍처들에서의 포비티드 렌더링
CN104134183A (zh) 图形处理系统
EP3230880A1 (en) Processing unaligned block transfer operations
CN115330986B (zh) 一种分块渲染模式图形处理方法及系统
US9916675B2 (en) Graphics processing systems
US20240193718A1 (en) Graphics processor
CN116508051A (zh) 数据处理系统
US11321803B2 (en) Graphics processing primitive patch testing
US12272105B2 (en) Encoding arrays of data elements in data processing systems

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20130219

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
A201 Request for examination
A302 Request for accelerated examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20160719

Comment text: Request for Examination of Application

PA0302 Request for accelerated examination

Patent event date: 20160719

Patent event code: PA03022R01D

Comment text: Request for Accelerated Examination

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20160728

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20161006

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20161228

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20161229

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
FPAY Annual fee payment

Payment date: 20191127

Year of fee payment: 4

PR1001 Payment of annual fee

Payment date: 20191127

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20201201

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20211129

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20221220

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20241218

Start annual number: 9

End annual number: 9