KR101066175B1 - Electronic device and method for manufacturing electronic device - Google Patents
Electronic device and method for manufacturing electronic device Download PDFInfo
- Publication number
- KR101066175B1 KR101066175B1 KR1020080061544A KR20080061544A KR101066175B1 KR 101066175 B1 KR101066175 B1 KR 101066175B1 KR 1020080061544 A KR1020080061544 A KR 1020080061544A KR 20080061544 A KR20080061544 A KR 20080061544A KR 101066175 B1 KR101066175 B1 KR 101066175B1
- Authority
- KR
- South Korea
- Prior art keywords
- frame member
- resin
- electronic device
- resin layer
- sealing
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/146—Mixed devices
- H01L2924/1461—MEMS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15788—Glasses, e.g. amorphous oxides, nitrides or fluorides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Light Receiving Elements (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
Abstract
An electronic device is provided which reduces contamination and improves reliability in a functional unit of an exposed device, and a method for manufacturing the same is also provided. The electronic device includes a light receiving element, a frame member composed of a first resin provided to surround a photoreceptor of the light receiving element, and a sealed resin layer composed of a second resin and filling the periphery of the frame member. The photo acceptor unit of the light receiving element is exposed to the space surrounded by the frame member. The upper surface of the frame member and the upper surface of the sealing resin layer form a common plane or the upper surface of the frame member is higher than the upper surface of the sealing resin layer.
Frame member, height, modulus of elasticity, thickness, resin, contamination, common plane
Description
The present invention relates to an electronic device and a method for manufacturing the electronic device.
This application is based on Japanese Patent Application Nos. 2007-195683 and 2007-321587, the contents of which are incorporated herein by reference.
Electronic devices with exposed portions of functional devices have recently been developed for practical use to meet the needs of technological advances. The development of this type of device requires the need to reduce the weakening of the optical signal and the electronic device that converts the optical signal into an electronic signal and directly introduces the optical signal coming from the outside of the electronic device into the photo acceptance of the optical device. The free mounting of leads by using black resin is based on the improved moisture resistance of the electronics to meet the reflow conditions. In particular, in an optical recording technology using blue light such as an optical signal, an epoxy resin used in a light receiving device for converting an optical signal into an electrical signal is degraded by blue light in an insufficient condition, and thus the epoxy resin is in an optical path. The above-mentioned electronic device having an exposed portion in functional elements removed from is obtained. In addition, an electronic device having such a structure includes movable elements in a functional element such as a microelectromechanical system (MEMS), an electroacoustic filter, and the like, and an electronic device of the type described above has a movable element that cannot be sealed with a resin. Or it is expected to be employed for solid state image sensing devices for cameras.
12 is a cross-sectional view showing a solid state image device disclosed in Japanese Unexamined Patent Publication No. 2001-257334. As shown in FIG. 12, the solid state image device includes an opening formed only in a solid state image
13 and 14 are cross-sectional views showing the solid state image device disclosed in Japanese Unexamined Patent Application Publication No. 07-202152. As shown in Fig. 13, the solid state imager includes a solid state image
In addition, the top surface of the
In the solid state imager described with reference to Figs. 13 and 14, the upper surface of the sealing
According to an aspect of the invention, the device; A frame member composed of a first resin provided to surround the functional unit of the device; And a resin layer composed of a second resin and filling the periphery of the frame member, wherein the functional unit of the element is exposed to a space surrounded by the frame member and the upper surface of the frame member and the upper surface of the resin layer form a common surface or the frame. An electronic device is provided in which the upper surface of the member is located higher than the upper surface of the resin layer.
In such an electronic device, the upper surface of the frame member and the upper surface of the resin layer are coplanar, or the upper surface of the frame member is positioned higher than the upper surface of the resin layer. More specifically, it is easy to attach and remove the protective film covering the upper surface of the frame member and the upper surface of the resin layer, thereby reducing contamination in the functional unit and improving reliability in the electronic device.
According to another aspect of the invention, the device; A frame member composed of a first resin provided to surround the functional unit of the device; And a resin layer composed of a second resin and filling the periphery of the frame member, wherein the functional unit of the element is exposed to a space surrounded by the frame member and the upper surface of the frame member is positioned higher than the upper surface of the resin layer. do.
In such an electronic device, the upper surface of the frame member is positioned higher than the upper surface of the resin layer. More specifically, attachment and removal of the protective film covering the upper surface of the frame member and the upper surface of the resin layer can be facilitated, the contamination in the functional unit can be reduced, and the reliability of the electronic device is improved.
According to another aspect of the invention, a step of forming a resin film on a wafer having a plurality of elements formed therein; Patterning the resin film to form a frame member composed of the first resin and provided to surround the functional unit of the device; And providing a seal, comprising: installing an element in the base member; Pressing a molding surface for sealing the metal mold to each of the upper surface of the frame member and the lower surface of the base member; Injecting a second resin into a portion of the space surrounded by the molding surface of the sealing metal mold other than the portion surrounded by the frame member to fill the periphery of the frame member. A method is provided for doing this.
The molding surface of the sealed metal mold is pressed against the upper surface of the frame member and the lower surface of the base member, and the molding surface of the sealed metal molds except for the portion surrounded by the frame member to fill the periphery of the frame member in the method for manufacturing the electronic device. Since the second resin is injected into a part of the space surrounded by the upper surface of the frame member, the upper surface of the frame member and the upper surface of the resin layer are formed to be in the same plane. This makes it easy to attach and remove the protective film covering the top surface of the frame member and the top surface of the resin layer so that contamination in the functional unit can be reduced and the reliability of the electronic device is improved. This improves the reliability of the electronic device by a simple process.
According to the present invention, an electronic device can be provided which improves reliability and reduces contamination in functional units of an exposed device, and a method for manufacturing the same is also provided.
The above and other objects, advantages and features of the present invention will become more apparent from the following description of the preferred embodiments in conjunction with the accompanying drawings.
The invention will be explained below with reference to examples. Those skilled in the art will recognize that many other alternative embodiments may be made using the disclosure of the present invention and that the present invention is not limited to the disclosed embodiments for purposes of explanation.
An exemplary implementation of an electronic device and a method of manufacturing the same according to the present invention will be described in detail as follows with reference to the accompanying drawings. In all the drawings, the same reference numerals are added to components commonly shown in the drawings and detailed description thereof will not be repeated.
(Embodiment 1)
1A is a perspective view illustrating an electronic device according to a first embodiment of the present invention, and FIG. 1B is a cross-sectional view taken along line II ′ of FIG. 1A.
As shown in FIG. 1B, the
The upper surface of the
The
The
The height of the
The preferred modulus of elasticity of the
The
The sealing
A method for manufacturing the electronic device of the first embodiment will be described with reference to FIGS. 2A to 6B. 2A to 5C are cross-sectional views showing the process for manufacturing the electronic device of the first embodiment. 6A is a perspective view illustrating the electronic device of the first embodiment, and FIG. 6B is a cross-sectional view taken along line II-II 'of FIG. 6A.
First, as shown in FIG. 2A, a
Next, as shown in Fig. 2B, a
Next, as shown in FIG. 2C, the alignment is performed so that the
In addition, as shown in FIG. 2D, a printing process is performed to remove portions of the
Next, a
Next, as shown in FIG. 3A, the individual
As shown in Figure 6a, the
Next, as shown in FIG. 3B, the
Next, as shown in Figure 4a, the sealing metal molds (111a, 111b) having a flat molding surface is provided and as shown in Figure 4b the
Next, as shown in 4a, the sealing resin (second resin) melted by heat while maintaining the conditions of the crimping connection of the sealing metal molds (111a, 111b) except for the space surrounded by the frame member (102) It is injected into the space surrounded by the metal surface. This forms the sealing
Next, the sealing
Next, as shown in FIG. 5A, a
Next, as shown in FIG. 5B, dicing is performed on each of the
Next, the
Here, the
Advantageous effects obtained by using the configuration of the present invention will be described. An
In addition, the
In the manufacturing method of the
Further, the use of the
In addition, the
Although an exemplary description of the
(Second Embodiment)
7A to 7C are sectional views showing the manufacturing process for the electronic device of the second embodiment. The first embodiment is configured to employ the
The
In the process for manufacturing the
First, as shown in FIG. 7A, a
Since the optically transmissive glass is used for the
In this embodiment, the upper surface of the
(Third Embodiment)
8A to 8D are cross-sectional views illustrating the process for manufacturing the electronic device in the third embodiment. The configuration of the electronic device of the third embodiment is similar to that of the
The
First, as shown in Fig. 8A, a
Next, as shown in FIG. 8C, the exposure process is performed using the
In addition, as shown in FIG. 8D, a printing process is performed to remove the
By allowing the internal cavity of the
In the present embodiment, the configuration of the electronic device is similar to that of the first embodiment, but other advantageous effects of the present embodiment are similar to those obtained by the above-described embodiment.
(Fourth Embodiment)
9A and 9B are cross-sectional views illustrating a process for manufacturing the electronic device of the fourth embodiment. The configuration of the electronic device of the fourth embodiment is similar to the configuration for the
First, as shown in FIG. 9A, after the sealing
This is because the gap between the upper surface of the
Subsequently, as shown in FIG. 9B, under the condition of compressive contact, the heat-sealed sealing resin is surrounded by the molding surfaces of the sealing
Subsequently, the sealing
In this embodiment, the elastic modulus of the
When the elastic modulus of the
Since the effective range of the elastic modulus of the
Here, the elastic modulus of the
The elasticity modulus of the
Although the exemplary description with the
(Fifth Embodiment)
10A is a perspective view illustrating an electronic device of a fifth embodiment, and FIG. 10B is a cross-sectional view taken along the line III-III 'of FIG. 10. The first embodiment is a configuration in which the upper surface of the frame member and the upper surface of the sealing resin layer form a common surface, but in this embodiment, the upper surface of the frame member is higher than the upper surface of the sealing resin layer and protrudes upward. The process for manufacturing the electronic device in the fifth embodiment is similar to the process for manufacturing the electronic device in the first embodiment as shown in Figs. 2A to 5C.
The deviation of the height of the
In contrast, in the electronic device of this embodiment, the upper surface of the
Advantageous advantages obtained in the electronic device of the fifth embodiment are similar to those obtained in the first embodiment. Further, even if the upper surface of the
Also, as shown in FIG. 10B, the configuration of the upper surface of the
(Example 6)
11A to 11G are sectional views showing the manufacturing process of the electronic device of the sixth embodiment.
Although the frame member in the first embodiment is formed of a single layer of the first resin, the electronic device in the sixth embodiment is formed of laminated two-ply films in which the frame member is composed of the first resin, and thus has a higher height. It consists of two layers. The other configuration of this embodiment is similar to that of the first embodiment. The
First, as shown in FIG. 11A, a
The
Next, as shown in Fig. 11B,
Next, as shown in FIG. 11D, the resin film is formed on the light receiving element 101 (
Next, as shown in FIG. 11E, an exposure process is performed using the
Also, as shown in FIG. 11F, the
Advantageous advantages obtained in the electronic device of the sixth embodiment are similar to those obtained in the first embodiment. In this embodiment, the resin film 603c is configured in the form of a two-layer thin film of the first resin. This ensures a sufficient thickness of the resin film 603c to be 0.08 mm or more. The solvent used to treat the first resin needs to be removed to provide the form of the membrane. When considering removal of the solvent, the use of a thick resin film 603c having a thickness larger than 0.08 mm makes it difficult to remove the solvent from them. More specifically, it is difficult to remove solvents from products such as membranes. As a result, the use of the laminated member of two films having a thickness of 0.08 mm or less, that is, the use of the laminated member of the first resin in the form of a film, which facilitates the removal of the solvent, has increased the film thickness of the resin film 603c. To provide.
Further, the
Further, the above-described roll lamination process will be used to form the laminated member of the
Alternatively, the vacuum lamination process may be used in the process for forming the laminated member of the
The use of the laminated member of the resin film to form the
The electronic device and the process therefor according to the present invention are not limited to the above-described embodiments, and various modifications may be useful.
Although an exemplary description for using the
It is apparent that the present invention is not limited to the above embodiments and can be modified and changed without departing from the spirit and scope of the present invention.
FIG. 1A is a perspective view illustrating the electronic device of the first embodiment, and FIG. 1B is a cross-sectional view of the electronic device along the line II ′ of FIG. 1A.
2A to 2D are sectional views showing the process for manufacturing the electronic device of the first embodiment.
3A to 3C are cross-sectional views showing the process for manufacturing the electronic device of the first embodiment.
4A and 4B are sectional views showing the process for manufacturing the electronic device of the first embodiment.
5A to 5C are cross-sectional views showing the process for manufacturing the electronic device of the first embodiment.
6A is a perspective view illustrating another electronic device of the first embodiment, and FIG. 6B is a cross-sectional view of the electronic device along line II-II ′ of FIG. 6A.
7A to 7C are sectional views showing the process for manufacturing the electronic device of the second embodiment.
8A to 8D are sectional views showing the process for manufacturing the electronic device of the third embodiment.
9A and 9B are sectional views showing the process for manufacturing the electronic device of the fourth embodiment.
FIG. 10A is a perspective view illustrating the electronic device of the fifth embodiment, and FIG. 10B is a cross-sectional view of the electronic device along the line III-III ′ of FIG. 10A.
11A to 11G are sectional views showing the process for manufacturing the electronic device of the sixth embodiment.
12 is a cross-sectional view of a conventional electronic device.
13 is a cross-sectional view illustrating a conventional electronic device.
14 is a cross-sectional view illustrating a conventional electronic device.
* Description of the symbols for the main parts of the drawings *
101: light receiving
102
104: lead frame 105: metal filament
107:
Claims (18)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007195683 | 2007-07-27 | ||
JPJP-P-2007-00195683 | 2007-07-27 | ||
JPJP-P-2007-00321587 | 2007-12-13 | ||
JP2007321587A JP2009054979A (en) | 2007-07-27 | 2007-12-13 | Electronic device and method for manufacturing electronic device |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20090012055A KR20090012055A (en) | 2009-02-02 |
KR101066175B1 true KR101066175B1 (en) | 2011-09-20 |
Family
ID=40307781
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020080061544A KR101066175B1 (en) | 2007-07-27 | 2008-06-27 | Electronic device and method for manufacturing electronic device |
Country Status (3)
Country | Link |
---|---|
JP (2) | JP2009054979A (en) |
KR (1) | KR101066175B1 (en) |
CN (1) | CN101355063B (en) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010098117A (en) | 2008-10-16 | 2010-04-30 | Nec Electronics Corp | Electronic device and method of manufacturing the same |
TW201104850A (en) * | 2009-07-29 | 2011-02-01 | Kingpak Tech Inc | Image sensor package structure with large air cavity |
US8963190B2 (en) | 2009-08-25 | 2015-02-24 | Toshiba Lighting & Technology Corporation | Light-emitting device and lighting apparatus |
JP2011205068A (en) * | 2010-03-01 | 2011-10-13 | Sanyo Electric Co Ltd | Semiconductor device and method of manufacturing the same |
JP2013122937A (en) * | 2010-03-26 | 2013-06-20 | Panasonic Corp | Optical semiconductor device |
US8937380B1 (en) * | 2013-08-30 | 2015-01-20 | Infineon Technologies Austria Ag | Die edge protection for pressure sensor packages |
US9302568B2 (en) | 2014-06-20 | 2016-04-05 | Grey Matter Fusion, Inc. | Sun tracking tint visor |
KR102205702B1 (en) | 2014-07-30 | 2021-01-21 | 삼성전자주식회사 | Image sensor and method of driving image sensor, and image capturing apparatus using the same |
US10663698B2 (en) * | 2015-08-27 | 2020-05-26 | Ams Sensors Singapore Pte. Ltd. | Optical assemblies including a spacer adhering directly to a substrate |
KR102406807B1 (en) * | 2018-01-04 | 2022-06-13 | 삼성디스플레이 주식회사 | Window member |
JP7045894B2 (en) * | 2018-03-26 | 2022-04-01 | 三菱電機株式会社 | Circuit board manufacturing method |
CN109326529B (en) * | 2018-09-29 | 2020-04-24 | 中电智能卡有限责任公司 | DFN/QFN production process |
JP2020129608A (en) * | 2019-02-08 | 2020-08-27 | セイコーエプソン株式会社 | Method of manufacturing electronic device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0469958A (en) * | 1990-07-10 | 1992-03-05 | Mitsubishi Electric Corp | Semiconductor device |
KR20020083665A (en) * | 2001-04-28 | 2002-11-04 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor package |
JP2006145501A (en) * | 2004-11-24 | 2006-06-08 | Hamamatsu Photonics Kk | Infrared radiation detecting device |
KR20060104949A (en) * | 2005-03-29 | 2006-10-09 | 샤프 가부시키가이샤 | Optical device module, and method of fabricating the optical device module |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09232366A (en) * | 1996-02-28 | 1997-09-05 | Oki Electric Ind Co Ltd | Mounting equipment of semiconductor chip and its mounting method |
JP4846910B2 (en) * | 2001-02-06 | 2011-12-28 | オリンパス株式会社 | Solid-state imaging device |
JP2002340849A (en) * | 2001-05-15 | 2002-11-27 | Matsushita Electric Works Ltd | Semiconductor ion sensor and manufacturing method thereof |
JP2005323186A (en) * | 2004-05-10 | 2005-11-17 | Exquisite Optical Technology Co Ltd | Image sensor having sensitive zone protection package structure |
-
2007
- 2007-12-13 JP JP2007321587A patent/JP2009054979A/en active Pending
-
2008
- 2008-06-27 KR KR1020080061544A patent/KR101066175B1/en active IP Right Grant
- 2008-07-28 CN CN2008101311106A patent/CN101355063B/en active Active
-
2012
- 2012-07-04 JP JP2012150112A patent/JP2013012745A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0469958A (en) * | 1990-07-10 | 1992-03-05 | Mitsubishi Electric Corp | Semiconductor device |
KR20020083665A (en) * | 2001-04-28 | 2002-11-04 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor package |
JP2006145501A (en) * | 2004-11-24 | 2006-06-08 | Hamamatsu Photonics Kk | Infrared radiation detecting device |
KR20060104949A (en) * | 2005-03-29 | 2006-10-09 | 샤프 가부시키가이샤 | Optical device module, and method of fabricating the optical device module |
Also Published As
Publication number | Publication date |
---|---|
JP2013012745A (en) | 2013-01-17 |
CN101355063B (en) | 2011-01-12 |
JP2009054979A (en) | 2009-03-12 |
KR20090012055A (en) | 2009-02-02 |
CN101355063A (en) | 2009-01-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101066175B1 (en) | Electronic device and method for manufacturing electronic device | |
US9327457B2 (en) | Electronic device and method for manufacturing electronic device | |
KR102360319B1 (en) | Camera module, and photosensitive component thereof and manufacturing method therefor | |
EP1139435B1 (en) | Chip scale packaging method for optical image sensor integrated circuits | |
US7719097B2 (en) | Semiconductor device having transparent member | |
CN101667546B (en) | Method of manufacturing semiconductor device in which functional portion of element is exposed | |
US7547955B2 (en) | Semiconductor imaging device and method for manufacturing the same | |
JP4871983B2 (en) | Manufacturing method and structure of imaging device package | |
JP3630447B2 (en) | Manufacturing method of solid-state imaging device | |
US20080079105A1 (en) | Sensor-type package and fabrication method thereof | |
JP4618639B2 (en) | Manufacturing method of semiconductor device | |
JP2009302221A (en) | Electronic device, and method of manufacturing the same | |
KR101032061B1 (en) | Electronic device and process for manufacturing electronic device | |
CN115134490A (en) | Sinking type camera module, sinking type photosensitive assembly and manufacturing method thereof | |
US8986588B2 (en) | Electronic device and process for manufacturing electronic device | |
JP2007311416A (en) | Solid-state imaging device | |
US20120098080A1 (en) | Method and package for an electro-optical semiconductor device | |
JP2007189032A (en) | Manufacturing method of semiconductor device with sealed space | |
JP2011238667A (en) | Manufacturing method of solid-state imaging device and solid-state imaging device | |
JP4874766B2 (en) | Manufacturing method of semiconductor device | |
JP2009152481A (en) | Semiconductor device for imaging and method of manufacturing the same | |
CN111276450A (en) | Chip module and forming method thereof | |
JP5272300B2 (en) | Manufacturing method of solid-state imaging device | |
CN118073381A (en) | Injection molding packaging method, packaging structure and camera module | |
JP2011129713A (en) | Electronic device and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20140825 Year of fee payment: 4 |
|
FPAY | Annual fee payment |
Payment date: 20150819 Year of fee payment: 5 |
|
FPAY | Annual fee payment |
Payment date: 20160818 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20170822 Year of fee payment: 7 |