KR100689717B1 - 병렬 처리 프로세서 - Google Patents

병렬 처리 프로세서 Download PDF

Info

Publication number
KR100689717B1
KR100689717B1 KR1020000056946A KR20000056946A KR100689717B1 KR 100689717 B1 KR100689717 B1 KR 100689717B1 KR 1020000056946 A KR1020000056946 A KR 1020000056946A KR 20000056946 A KR20000056946 A KR 20000056946A KR 100689717 B1 KR100689717 B1 KR 100689717B1
Authority
KR
South Korea
Prior art keywords
instruction
command
basic
unit
parallel processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020000056946A
Other languages
English (en)
Korean (ko)
Other versions
KR20010050693A (ko
Inventor
미야케히데오
스가아츠히로
나카무라야스키
다케베요시마사
Original Assignee
후지쯔 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 후지쯔 가부시끼가이샤 filed Critical 후지쯔 가부시끼가이샤
Publication of KR20010050693A publication Critical patent/KR20010050693A/ko
Application granted granted Critical
Publication of KR100689717B1 publication Critical patent/KR100689717B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3818—Decoding for concurrent execution
    • G06F9/382—Pipelined decoding, e.g. using predecoding
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3853—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution of compound instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
KR1020000056946A 1999-10-01 2000-09-28 병렬 처리 프로세서 Expired - Fee Related KR100689717B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP28195799A JP3730455B2 (ja) 1999-10-01 1999-10-01 情報処理装置及び情報処理方法
JP99-281957 1999-10-01

Publications (2)

Publication Number Publication Date
KR20010050693A KR20010050693A (ko) 2001-06-15
KR100689717B1 true KR100689717B1 (ko) 2007-03-09

Family

ID=17646271

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020000056946A Expired - Fee Related KR100689717B1 (ko) 1999-10-01 2000-09-28 병렬 처리 프로세서

Country Status (5)

Country Link
US (1) US7401204B1 (enExample)
EP (1) EP1089168B1 (enExample)
JP (1) JP3730455B2 (enExample)
KR (1) KR100689717B1 (enExample)
DE (1) DE60045208D1 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7100026B2 (en) * 2001-05-30 2006-08-29 The Massachusetts Institute Of Technology System and method for performing efficient conditional vector operations for data parallel architectures involving both input and conditional vector values
JP2002318687A (ja) * 2001-04-18 2002-10-31 Fujitsu Ltd 情報処理装置及び計算機システム
JP4542722B2 (ja) 2001-04-25 2010-09-15 富士通株式会社 命令処理方法
KR100867269B1 (ko) 2007-02-22 2008-11-06 삼성전자주식회사 프로세서의 추론적 로드 명령 실행 방법 및 상기 방법을채용한 프로세서
KR100875836B1 (ko) 2007-03-23 2008-12-24 삼성전자주식회사 병렬 처리 ｖｌｉｗ 컴퓨터를 위한 인스트럭션 명령어 압축장치 및 그 방법
US8578387B1 (en) 2007-07-31 2013-11-05 Nvidia Corporation Dynamic load balancing of instructions for execution by heterogeneous processing engines
US9304775B1 (en) * 2007-11-05 2016-04-05 Nvidia Corporation Dispatching of instructions for execution by heterogeneous processing engines
JP2010257199A (ja) * 2009-04-24 2010-11-11 Renesas Electronics Corp プロセッサ及びプロセッサにおける命令発行の制御方法
US8443343B2 (en) * 2009-10-28 2013-05-14 Intel Corporation Context-sensitive slicing for dynamically parallelizing binary programs
CN109324981B (zh) * 2017-07-31 2023-08-15 伊姆西Ip控股有限责任公司 高速缓存管理系统和方法
CN113867797A (zh) * 2020-06-30 2021-12-31 上海寒武纪信息科技有限公司 计算装置、集成电路芯片、板卡、电子设备和计算方法

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08234978A (ja) * 1995-02-24 1996-09-13 Fujitsu Ltd 並列処理プロセッサと複数命令の並列実行方法
JPH1074145A (ja) * 1996-08-30 1998-03-17 Oki Electric Ind Co Ltd 命令供給装置
US5787303A (en) * 1991-10-31 1998-07-28 Kabushiki Kaisha Toshiba Digital computer system capable of processing a plurality of instructions in parallel based on a VLIW architecture
JPH10232779A (ja) * 1997-01-24 1998-09-02 Texas Instr Inc <Ti> 命令並列処理方法及び装置
US5852741A (en) * 1996-05-15 1998-12-22 Philips Electronics North America Corporation VLIW processor which processes compressed instruction format
KR19990007023A (ko) * 1997-06-16 1999-01-25 모리시다 요이치 코드 효율이 높은 초장 명령어를 실행하는 프로세서
US5930508A (en) * 1996-12-16 1999-07-27 Hewlett-Packard Company Method for storing and decoding instructions for a microprocessor having a plurality of function units

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5214763A (en) * 1990-05-10 1993-05-25 International Business Machines Corporation Digital computer system capable of processing two or more instructions in parallel and having a coche and instruction compounding mechanism
JPH0440525A (ja) 1990-06-06 1992-02-10 Seiko Epson Corp 並列処理型マイクロプロセッサ
JPH052484A (ja) 1991-06-24 1993-01-08 Mitsubishi Electric Corp スーパースカラプロセツサ
JP2928684B2 (ja) 1991-10-31 1999-08-03 株式会社東芝 Ｖｌｉｗ型演算処理装置
US5758114A (en) * 1995-04-12 1998-05-26 Advanced Micro Devices, Inc. High speed instruction alignment unit for aligning variable byte-length instructions according to predecode information in a superscalar microprocessor
JP2931890B2 (ja) 1995-07-12 1999-08-09 三菱電機株式会社 データ処理装置
US5787302A (en) * 1996-05-15 1998-07-28 Philips Electronic North America Corporation Software for producing instructions in a compressed format for a VLIW processor
US5941980A (en) * 1996-08-05 1999-08-24 Industrial Technology Research Institute Apparatus and method for parallel decoding of variable-length instructions in a superscalar pipelined data processing system
US5881307A (en) * 1997-02-24 1999-03-09 Samsung Electronics Co., Ltd. Deferred store data read with simple anti-dependency pipeline inter-lock control in superscalar processor
US6151668A (en) * 1997-11-07 2000-11-21 Billions Of Operations Per Second, Inc. Methods and apparatus for efficient synchronous MIMD operations with iVLIW PE-to-PE communication
US6173389B1 (en) * 1997-12-04 2001-01-09 Billions Of Operations Per Second, Inc. Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor
JP3451921B2 (ja) 1998-03-30 2003-09-29 松下電器産業株式会社 プロセッサ
US6738892B1 (en) * 1999-10-20 2004-05-18 Transmeta Corporation Use of enable bits to control execution of selected instructions

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5787303A (en) * 1991-10-31 1998-07-28 Kabushiki Kaisha Toshiba Digital computer system capable of processing a plurality of instructions in parallel based on a VLIW architecture
JPH08234978A (ja) * 1995-02-24 1996-09-13 Fujitsu Ltd 並列処理プロセッサと複数命令の並列実行方法
US5852741A (en) * 1996-05-15 1998-12-22 Philips Electronics North America Corporation VLIW processor which processes compressed instruction format
JPH1074145A (ja) * 1996-08-30 1998-03-17 Oki Electric Ind Co Ltd 命令供給装置
US5930508A (en) * 1996-12-16 1999-07-27 Hewlett-Packard Company Method for storing and decoding instructions for a microprocessor having a plurality of function units
JPH10232779A (ja) * 1997-01-24 1998-09-02 Texas Instr Inc <Ti> 命令並列処理方法及び装置
KR19990007023A (ko) * 1997-06-16 1999-01-25 모리시다 요이치 코드 효율이 높은 초장 명령어를 실행하는 프로세서

Also Published As

Publication number Publication date
US7401204B1 (en) 2008-07-15
EP1089168A3 (en) 2001-10-17
JP3730455B2 (ja) 2006-01-05
KR20010050693A (ko) 2001-06-15
EP1089168A2 (en) 2001-04-04
JP2001100997A (ja) 2001-04-13
EP1089168B1 (en) 2010-11-10
DE60045208D1 (de) 2010-12-23

Similar Documents

Publication Publication Date Title
US5530817A (en) Very large instruction word type computer for performing a data transfer between register files through a signal line path
KR100689717B1 (ko) 병렬 처리 프로세서
US5465373A (en) Method and system for single cycle dispatch of multiple instructions in a superscalar processor system
RU2109333C1 (ru) Цифровой компьютер с возможностью параллельного выполнения двух и более команд
US6041399A (en) VLIW system with predicated instruction execution for individual instruction fields
KR100464406B1 (ko) 가변길이 ｖｌｉｗ 명령어를 위한 디스패치 장치 및 방법
EP0407911B1 (en) Parallel processing apparatus and parallel processing method
US4914574A (en) Data transmission apparatus having cascaded data processing modules for daisy chain data transfer
US5337415A (en) Predecoding instructions for supercalar dependency indicating simultaneous execution for increased operating frequency
US5809552A (en) Data processing system, memory access device and method including selecting the number of pipeline stages based on pipeline conditions
US7395414B2 (en) Dynamic recalculation of resource vector at issue queue for steering of dependent instructions
EP0368332A2 (en) Pipeline data processor
US5491829A (en) Method and system for indexing the assignment of intermediate storage buffers in a superscalar processor system
EP0605866B1 (en) Method and system for enhanced instruction dispatch in a superscalar processor system utilizing independently accessed intermediate storage
CN101802779A (zh) 具有可重新组构的浮点单元的处理器
JPH1165839A (ja) プロセッサの命令制御機構
US7418575B2 (en) Long instruction word processing with instruction extensions
KR100275608B1 (ko) 복수 명령 병렬 발행/실행 관리 장치(Multiple Instruction parallel issue/execution management system)
KR0169555B1 (ko) 반도체 집적회로
US6035388A (en) Method and apparatus for dual issue of program instructions to symmetric multifunctional execution units
US6496924B2 (en) Data processing apparatus including a plurality of pipeline processing mechanisms in which memory access instructions are carried out in a memory access pipeline
US6026486A (en) General purpose processor having a variable bitwidth
US6301651B1 (en) Method and apparatus for folding a plurality of instructions
US7774582B2 (en) Result bypassing to override a data hazard within a superscalar processor
US6104731A (en) Method and apparatus for data forwarding in a processor having a dual banked register set

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R11-asn-PN2301

St.27 status event code: A-3-3-R10-R13-asn-PN2301

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

Fee payment year number: 1

St.27 status event code: A-2-2-U10-U11-oth-PR1002

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

Fee payment year number: 4

St.27 status event code: A-4-4-U10-U11-oth-PR1001

PR1001 Payment of annual fee

Fee payment year number: 5

St.27 status event code: A-4-4-U10-U11-oth-PR1001

PR1001 Payment of annual fee

Fee payment year number: 6

St.27 status event code: A-4-4-U10-U11-oth-PR1001

FPAY Annual fee payment

Payment date: 20130201

Year of fee payment: 7

PR1001 Payment of annual fee

Fee payment year number: 7

St.27 status event code: A-4-4-U10-U11-oth-PR1001

FPAY Annual fee payment

Payment date: 20140204

Year of fee payment: 8

PR1001 Payment of annual fee

Fee payment year number: 8

St.27 status event code: A-4-4-U10-U11-oth-PR1001

FPAY Annual fee payment

Payment date: 20150130

Year of fee payment: 9

PR1001 Payment of annual fee

Fee payment year number: 9

St.27 status event code: A-4-4-U10-U11-oth-PR1001

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

Not in force date: 20160227

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

St.27 status event code: A-4-4-U10-U13-oth-PC1903

PC1903 Unpaid annual fee

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20160227

St.27 status event code: N-4-6-H10-H13-oth-PC1903

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000