KR100330557B1 - Method of manufacturing flexible substrate circuit film - Google Patents
Method of manufacturing flexible substrate circuit film Download PDFInfo
- Publication number
- KR100330557B1 KR100330557B1 KR1019990023825A KR19990023825A KR100330557B1 KR 100330557 B1 KR100330557 B1 KR 100330557B1 KR 1019990023825 A KR1019990023825 A KR 1019990023825A KR 19990023825 A KR19990023825 A KR 19990023825A KR 100330557 B1 KR100330557 B1 KR 100330557B1
- Authority
- KR
- South Korea
- Prior art keywords
- solder resist
- plating
- gold
- film
- pattern
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 41
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 18
- 238000007747 plating Methods 0.000 claims abstract description 71
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims abstract description 66
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims abstract description 45
- 239000010931 gold Substances 0.000 claims abstract description 43
- 229910052737 gold Inorganic materials 0.000 claims abstract description 43
- 238000000034 method Methods 0.000 claims abstract description 38
- 229910000679 solder Inorganic materials 0.000 claims abstract description 37
- 229910052759 nickel Inorganic materials 0.000 claims abstract description 32
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims abstract description 24
- 229920002120 photoresistant polymer Polymers 0.000 claims abstract description 21
- 229910052802 copper Inorganic materials 0.000 claims abstract description 19
- 239000010949 copper Substances 0.000 claims abstract description 19
- 238000005530 etching Methods 0.000 claims abstract description 13
- 238000011161 development Methods 0.000 claims abstract description 11
- 229920001721 polyimide Polymers 0.000 claims abstract description 8
- 239000002184 metal Substances 0.000 claims abstract description 4
- 229910052751 metal Inorganic materials 0.000 claims abstract description 4
- 238000005238 degreasing Methods 0.000 claims description 19
- 239000003513 alkali Substances 0.000 claims description 9
- 239000004642 Polyimide Substances 0.000 claims description 5
- 238000010438 heat treatment Methods 0.000 claims description 2
- 238000000206 photolithography Methods 0.000 claims 5
- 239000003929 acidic solution Substances 0.000 claims 1
- 239000000243 solution Substances 0.000 claims 1
- 238000000576 coating method Methods 0.000 abstract description 14
- 238000013007 heat curing Methods 0.000 abstract description 13
- 239000011248 coating agent Substances 0.000 abstract description 12
- 230000018109 developmental process Effects 0.000 abstract description 10
- 230000007261 regionalization Effects 0.000 abstract description 7
- 230000007547 defect Effects 0.000 abstract description 6
- 239000000463 material Substances 0.000 abstract description 5
- 238000001723 curing Methods 0.000 abstract description 4
- 238000009792 diffusion process Methods 0.000 abstract description 2
- 230000004888 barrier function Effects 0.000 abstract 1
- 238000000059 patterning Methods 0.000 abstract 1
- 239000010408 film Substances 0.000 description 41
- 238000005554 pickling Methods 0.000 description 10
- 238000012360 testing method Methods 0.000 description 10
- HEMHJVSKTPXQMS-UHFFFAOYSA-M Sodium hydroxide Chemical compound [OH-].[Na+] HEMHJVSKTPXQMS-UHFFFAOYSA-M 0.000 description 9
- 238000005406 washing Methods 0.000 description 9
- 239000002253 acid Substances 0.000 description 7
- 230000032683 aging Effects 0.000 description 6
- QPLDLSVMHZLSFG-UHFFFAOYSA-N Copper oxide Chemical compound [Cu]=O QPLDLSVMHZLSFG-UHFFFAOYSA-N 0.000 description 5
- 239000005751 Copper oxide Substances 0.000 description 5
- 239000000356 contaminant Substances 0.000 description 5
- 229910000431 copper oxide Inorganic materials 0.000 description 5
- 238000003878 thermal aging Methods 0.000 description 5
- 239000004065 semiconductor Substances 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- KZBUYRJDOAKODT-UHFFFAOYSA-N Chlorine Chemical compound ClCl KZBUYRJDOAKODT-UHFFFAOYSA-N 0.000 description 2
- 230000035515 penetration Effects 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- VEXZGXHMUGYJMC-UHFFFAOYSA-M Chloride anion Chemical compound [Cl-] VEXZGXHMUGYJMC-UHFFFAOYSA-M 0.000 description 1
- JPVYNHNXODAKFH-UHFFFAOYSA-N Cu2+ Chemical compound [Cu+2] JPVYNHNXODAKFH-UHFFFAOYSA-N 0.000 description 1
- 241000416536 Euproctis pseudoconspersa Species 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 229910001431 copper ion Inorganic materials 0.000 description 1
- 239000011162 core material Substances 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 238000012536 packaging technology Methods 0.000 description 1
- 230000002787 reinforcement Effects 0.000 description 1
- 238000005728 strengthening Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/243—Reinforcing the conductive pattern characterised by selective plating, e.g. for finish plating of pads
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D3/00—Electroplating: Baths therefor
- C25D3/02—Electroplating: Baths therefor from solutions
- C25D3/48—Electroplating: Baths therefor from solutions of gold
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
- C25D5/02—Electroplating of selected surface areas
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
- C25D5/54—Electroplating of non-metallic surfaces
- C25D5/56—Electroplating of non-metallic surfaces of plastics
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0073—Masks not provided for in groups H05K3/02 - H05K3/46, e.g. for photomechanical production of patterned surfaces
- H05K3/0076—Masks not provided for in groups H05K3/02 - H05K3/46, e.g. for photomechanical production of patterned surfaces characterised by the composition of the mask
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0073—Masks not provided for in groups H05K3/02 - H05K3/46, e.g. for photomechanical production of patterned surfaces
- H05K3/0079—Masks not provided for in groups H05K3/02 - H05K3/46, e.g. for photomechanical production of patterned surfaces characterised by the method of application or removal of the mask
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0137—Materials
- H05K2201/0154—Polyimide
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrochemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Electroplating Methods And Accessories (AREA)
Abstract
본 발명은 유연성 기질의 회로 필름을 제조할 경우 확산 방지층인 니켈의 도금시 위치에 따른 도금 두께의 편차와 솔더레지스트의 패턴시 도금 불량발생을 해소하기 위해, 폴리이미드 필름 한쪽면에 구리가 도포된 기질필름을 사용하며, 포토레지스트, 도포, 노광, 현상, 에칭, 포토레지스트 박리, 니켈도금, 포토솔더레지스트 도포, 약열경화, 노광, 현상, 강열경화, 금도금의 순서로 니켈도금 공정 및 금스트라이크 공정을 포토솔더레지스트 도포 공정에 앞서 실행함으로서, 니켈도금 공정에서 솔더레지스트의 패턴형성에 따른 전류밀도 불균일에 의하여 발생되는 니켈도금 편차를 줄이고, 솔더레지스트 패턴 형성후 금속 전도층에 잔류하는 솔더레지스트의 잔류물질과 솔더레지스트의 밀착불량에 따른 도금공정에서 야기되는 도금불량을 완전히 제거 할 수 있었으며, 또한 솔더볼홀(Solder Ball Hold)의 높이의 균일성과 밀착력이 증대되는 유연성 기질회로 필름의 제조방법을 제공한다.According to the present invention, in order to solve the variation of the plating thickness according to the position of the plating layer of nickel, which is a diffusion barrier layer, and the occurrence of plating defects during the patterning of the solder resist, copper is coated on one side of the polyimide film. Substrate film is used. Nickel plating process and gold strike process in the order of photoresist, coating, exposure, development, etching, photoresist peeling, nickel plating, photo solder resist coating, weak heat curing, exposure, developing, intense curing, and gold plating. Is carried out prior to the photosolder coating process to reduce the nickel plating variation caused by the current density unevenness due to the pattern formation of the solder resist in the nickel plating process, and the residual of the solder resist remaining in the metal conductive layer after the solder resist pattern is formed. Completely eliminates plating defects caused by plating process due to poor adhesion between materials and solder resist. In addition, the present invention also provides a method for manufacturing a flexible substrate circuit film in which height uniformity and adhesion of a solder ball hold are increased.
Description
본 발명은 유연성기질 회로 필름 제조방법에 관한 것으로, 웨이퍼 레벨 패키징(Wafer level packaging)기술을 사용하는 웨이퍼 크기의 CSP(Chip Size Package) 제조에서 인터포우저(Interposer)인 유연성(Flexible) 기질회로 필름(Substrate Circuit Film)은 CSP의 주요 핵심 재료로써 폴리이미드 기질 위에 구리 박막 전도회로로 구성되며, 리드프레임의 대체 재료로써 반도체칩과 인쇄회로기판과 같은 전기, 전자 장치를 전기적으로 연결하여 주는 경박단소 지향형의 새로운 매개수단이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a flexible substrate circuit film, wherein the flexible substrate circuit film is an interposer in manufacturing a wafer size CSP using wafer level packaging technology. (Substrate Circuit Film) is the main core material of CSP and consists of copper thin film conductive circuit on polyimide substrate, and is a light and thin element that electrically connects electrical and electronic devices such as semiconductor chip and printed circuit board as an alternative material of lead frame. It is a new medium of directivity.
일반적으로 기질의 회로필름은 폴리이미드 필름을 지지체로 한쪽 또는 양쪽면에 구리가 입혀진 필름을 기질로 사용하며, 그 제조공정은 포토레지스트 도포, 노광, 현상, 에칭, 포토레지스트 박리 그리고 니켈/금의 도금 과정으로 이루어지고, 웨이퍼의 크기 CSP의 기질회로 필름은 필요에 따라서 솔더레지스트의 도포와 특정 모양으로 패턴을 형성 후 니켈/금을 도금하는 공정으로 제조된다.In general, a circuit film of a substrate uses a polyimide film as a support and a film coated with copper on one or both sides as a substrate. The manufacturing process includes photoresist coating, exposure, development, etching, photoresist peeling and nickel / gold. The substrate circuit film of the wafer size CSP is made by plating and then plating nickel / gold after forming a pattern in a specific shape as required.
이와 같은 공정으로 웨이퍼 크기 기질의 회로 필름을 제조할 경우 니켈의 도금시 위치에 따른 도금 두께의 편차와 솔더레지스트의 불량으로 금속전도층에 잔류하는 물질과 솔더레지스트의 밀착불량에 따른 도금 불량발생이 야기되는 문제점이 있었다.In the case of manufacturing a circuit film of a wafer size substrate by such a process, plating defects occur due to the adhesion between the material remaining in the metal conductive layer and the solder resist due to the variation of the plating thickness according to the position of nickel plating and the defect of the solder resist. There was a problem caused.
본 발명은 상기와 같은 문제점을 해결하기 위한 것으로, 그 목적은 웨이퍼 레벨의 CSP(Chip Size Package)의 주요 구성 재료인 유연성 기질 회로 필름(Substrate Circuit Film)을 제조하는 공정을 제공하여 도금의 두께 편차를 최소화하여 균일한 솔더볼홀의 높이를 유지하고 솔더레지스트의 밀착력을 증대시키는데 있다.The present invention is to solve the above problems, the object of the present invention is to provide a process for manufacturing a flexible substrate circuit film (Substrate Circuit Film) which is the main constituent material of the chip size package (CSP) at the wafer level thickness variation of the plating By minimizing to maintain the uniform height of the solder ball hole and to increase the adhesion of the solder resist.
따라서, 상기와 같은 목적은 니켈도금 공정 및 금스트라이크 공정을 포토솔더레지스트 도포 공정에 앞서 실행함으로써 달성되고, 포토레지스트, 도포, 노광, 현상, 에칭, 포토레지스트 박리, 니켈도금, 포토솔더레지스트 도포, 약열경화, 노광, 현상, 강열경화, 금도금의 순서로 제공되는 유연성 기질회로 필름의 제조방법을 제공함으로서 달성된다.Therefore, the above object is achieved by performing the nickel plating process and the gold strike process in advance of the photosolder resist coating process, and the photoresist, coating, exposure, developing, etching, photoresist peeling, nickel plating, photosolder resist coating, It is achieved by providing a method for producing a flexible substrate circuit film provided in the order of weak heat curing, exposure, development, intense heat curing, and gold plating.
도 1은 본 발명의 제1 실시예의 웨이퍼 스케일 씨에스피 기질 회로 필름의 제조공정도,1 is a manufacturing process diagram of a wafer scale CS substrate circuit film of a first embodiment of the present invention;
도 2는 본 발명의 제2 실시예의 웨이퍼 스케일 씨에스피 기질 회로 필름의 제조공정도,2 is a manufacturing process chart of a wafer scale CSP substrate circuit film of a second embodiment of the present invention;
도 3은 본 발명의 제3 실시예의 웨이퍼 스케일 씨에스피 기질 회로 필름의 제조공정도,3 is a manufacturing process chart of a wafer scale CS substrate circuit film of a third embodiment of the present invention;
도 4는 본 발명의 제3 실시예의 웨이퍼 스케일 씨에스피 기질회로 필름의 제조공정에 따른 층구조를 보인 단면도,Figure 4 is a cross-sectional view showing a layer structure according to the manufacturing process of the wafer scale CS substrate circuit film of the third embodiment of the present invention,
도 5는 본 발명에 의한 실제 웨이퍼에 붙여질 웨이퍼 스케일의 씨에스피 기질의 회로도,5 is a circuit diagram of a wafer-scale CS substrate to be attached to an actual wafer according to the present invention;
도 6은 동 A부분을 확대한 회로도,6 is an enlarged circuit diagram of the portion A;
도 7은 동 기질 회로 필름을 이용하여 칩을 결합한 상태를 보인 단면도이다.7 is a cross-sectional view illustrating a state in which chips are bonded using the substrate circuit film.
이하, 본 발명의 실시예들을 첨부도면을 참조하여 구체적으로 설명하면 다음과 같다.Hereinafter, exemplary embodiments of the present invention will be described in detail with reference to the accompanying drawings.
도 4를 참고하면, 유연성 기질필름으로는 폴리이미드필름(1) 한쪽면에 접착제(2)를 사용하여 구리(3)가 도포된 것을 사용하였는데, 구리가 도포된 면에 회로 패턴을 제조할 목적으로 이용하였으며 다음 세가지 실시예로 제작할 수 있다.Referring to FIG. 4, as the flexible substrate film, copper (3) was applied to one side of the polyimide film (1) by using an adhesive (2), but the purpose of manufacturing a circuit pattern on the surface of copper was applied. It can be used in the following three examples.
(실시예 1)(Example 1)
니켈도금과 금스트라이크 도금을 포토솔더레지스트 도포에 앞서 실행하여 솔더레지스트의 도포와 볼패드 및 와이어 본딩패드의 패턴 형성에 앞서 구리(3)에 리드프레임의 패턴이 형성되기전에 도금이 됨으로써 도금편차가 일정해지는 방법으로서 탈지, 산수세, 포토레지스트 도포, 노광, 현상, 에칭, 포토레지스트 박리, 탈지, 산수세, 니켈도금, 금스트라이크, 포토솔더레지스트 도포, 약열경화, 노광, 현상, 탈지, 산수세, 금도금, 강열경화의 순서에 의한 제조방법.Nickel plating and gold strike plating are performed prior to the application of photosolder resist, and plating is performed before the lead frame pattern is formed on the copper 3 prior to the application of the solder resist and the pattern formation of the ball pad and the wire bonding pad. Degreasing, pickling, photoresist coating, exposure, development, etching, photoresist stripping, degreasing, pickling, nickel plating, gold strike, photosolder coating, weak heat curing, exposure, development, degreasing, pickling , Gold plating, heat curing method in order.
상기 실시예를 도 1과 같이 단계별로 상세히 설명하면, 알칼리 탈지공정과 산수세 공정에서 기질 필름의 표면 오염물과 구리산화막을 제거하는 공정을 시행한 후 패턴 형성을 위하여 구리표면에 포토레지스트 드라이필름(4)을 105∼115℃, 1∼1.5meter/min의 조건으로 도포하는 단계(10)와, 노광량 25∼50mj의 조건으로 노광시키는 단계(20)와, 노광된 드라이필름(4)을 현상하는 단계(30)와, 염화제 이동의 에칭용액을 사용하는 에칭단계(40)와, 수산화나트륨 용액으로 포토레지스트 드라이필름(4)을 박리하는 단계(50)와, 이 단계에서 형성된 구리 전도회로 패턴 상부에 전류밀도 50ASF의 조건에서 두께가 5∼15㎛가 되도록 니켈(5)을 도금하는 단계(60)와, 이 단계의 니켈(5) 도금층 상부에 전류밀도 3.5ASF의 조건에서 두께가 0.075∼0.125㎛되게 금스트라이크(7)를 도금하는 단계(70)와, 이 단계의 금스트라이크(7) 도금층을 포함하는 기질의 상부면에 두께가 최소한 10㎛, 바람직하게는 20㎛가 되도록 균일하게 프린터기를 사용하여 절연성이 있는 포토솔더레지스트(6)를 도포하는 단계(80)와, 75∼85℃, 25∼40분의 조건으로 약열경화하는 단계(90)와, 500∼700mj의 노광량으로 솔더볼홀과 본딩패드를 이루는 패턴 노광을 실시하는 단계(100)와, 노광된 부분을 현상하는 단계(110)와, 반도체칩을 연결하기 위한 와이어본딩패드부분과 인쇄회로기판을 연결하기 위한 솔더볼홀 부분을 드러내는 단계(120)와, 이 단계에서 형성된 기밀필름 표면을 알칼리 탈지공정과 산수세 공정으로 처리한 후 3.5ASF에서 두께가 0.5∼1.0㎛되도록 금(8)을 도금하는 단계(130)와, 이 단계 후 140∼160℃, 25∼40분의 조건에서 포토솔더레지스트의 강열경화하는 단계(140)를 수행하여, 도 5, 6과 같은 기질회로 필름을 제조한다. 여기서 상기 알칼리 탈지공정과 산수세 공정은 일반적인 기술로 생략하여 기술하였다.When the embodiment is described in detail as shown in FIG. 1, after performing a process of removing the surface contaminants and the copper oxide film of the substrate film in an alkali degreasing process and an acid washing process, a photoresist dry film (C) is formed on the copper surface to form a pattern. 4) applying (10) to the conditions of 105 to 115 DEG C and 1 to 1.5 meters / min, exposing to 20 (exposure) of 25 to 50 mj, and developing the exposed dry film (4). A step (30), an etching step (40) using an etching solution of chloride transfer, a step (50) of peeling off the photoresist dry film (4) with a sodium hydroxide solution, and a copper conductive circuit pattern formed at this step Plating (5) the nickel (5) so as to have a thickness of 5 to 15 [mu] m under the conditions of a current density of 50 ASF on the upper part, and a thickness of 0.075 to Gold plated gold strike (7) to 0.125㎛ Insulating photosolder resist 6 using a printer uniformly so as to have a thickness of at least 10 μm, preferably 20 μm, on the upper surface of the substrate including the system 70 and the gold strike 7 plating layer in this step. ) Step (80), 75 ~ 85 ℃, the step of weak heat curing at the conditions of 25-40 minutes (90), and the pattern exposure to form a solder ball hole and bonding pads at an exposure amount of 500 ~ 700mj 100, developing 110 the exposed portion, exposing the wire bonding pad portion for connecting the semiconductor chip and the solder ball hole portion for connecting the printed circuit board 120, and formed in this step After the airtight film surface was treated by alkali degreasing process and acid washing process, plating (8) of gold (8) so as to have a thickness of 0.5 to 1.0 μm at 3.5 ASF, and 140 to 160 ° C. for 25 to 40 minutes after this step. Intensive curing of the photosolder resist (140) By performing the substrate circuit film as shown in Figures 5 and 6. Here, the alkali degreasing step and the acid washing step are omitted in the general description.
실시결과 니켈도금(60)을 솔더레지스트의 도포와 볼패드 및 와이어본딩패드의 패턴 형성(100)에 앞서 시행함으로써 니켈도금공정에서 솔더레지스트 패턴에 의해 발생되는 니켈도금편차를 줄이고 패턴형성 후 발생되는 도금불량을 제거할 수 있지만, 약열경화만을 실시하고 금도금을 시행할 때, 금도금 공정에서 금도금 용액이 밀착된 포토솔더레지스트의 하부로 침투하는 현상의 문제점이 있다.As a result, the nickel plating 60 was applied prior to the application of the solder resist and the pattern formation of the ball pads and the wire bonding pads 100 to reduce the nickel plating deviation caused by the solder resist pattern in the nickel plating process and to be generated after the pattern formation. Although the plating defect can be removed, there is a problem in that the gold plating solution penetrates into the lower portion of the photosolder which is in close contact with the gold plating process when the gold plating process is performed only by weak heat curing.
(실시예 2)(Example 2)
니켈도금과 금스트라이크 도금을 포토솔더레지스트 도포에 앞서 실행하고, 또한 금도금에 앞서 강열경화 고정을 실행함으로써 실시예 1에서 발생하는 문제를 해결한다.Nickel plating and gold strike plating are performed prior to photosolder application, and furthermore, the problem occurring in Example 1 is solved by carrying out the hardening fixation prior to the gold plating.
즉, 탈지, 산수세, 포토레지스트 도포, 노광, 현상, 에칭, 포토레지스트 박리, 탈지, 산수세, 니켈도금, 금스트라이크, 포토솔더레지스트 도포, 약열경화, 노광, 현상, 강열경화, 탈지, 산수세, 금도금의 순서에 의한 제조방법.Namely, degreasing, pickling, photoresist coating, exposure, development, etching, photoresist stripping, degreasing, pickling, nickel plating, gold strike, photosolder resist coating, weak heat curing, exposure, development, heat curing, degreasing, arithmetic Three, the manufacturing method by the order of gold plating.
상기 제2 실시예를, 도 2와 같이 단계별로 상세히 설명하면, 알칼리 탈지공정과 산수세 공정에서 기질 필름의 표면 오염물과 구리산화막을 제거한 후 패턴 형성을 위하여 구리(3) 표면에 포토레지스터 드라이필름(4)을 105℃∼115℃, 1∼1.5meter/min의 조건으로 도포하는 단계(10)와, 노광량 25∼25mj의 조건으로 포토레지스트 드라이필름(4)을 노광하는 단계(20)와, 이 단계에서 노광된 부분을 현상하는 단계(30)와, 염화제이동의 에칭용액을 사용하여 구리(2)를 에칭하는단계(40)와, 수산화나트륨 용액으로 포토레지스트 드라이필름(4)을 박리하는 단계(50)와, 이 단계에 의해 형성된 구리 전도회로 패턴 상부를 알칼리 탈지와 산수세하여 표면 오염물과 구리산화막을 제거한 후 전류밀도 50ASF의 조건에서 두께가 5∼15㎛가 되도록 니켈(5)을 도금하는 단계(60)와, 이 단계에서 니켈(5)이 도금된 필름 상부면을 전류밀도 3.5ASF의 조건에서 두께가 0.075∼0.125㎛되는 금스트라이크(7)를 도금하는 단계(70)와, 이 단계의 금스트라이크(7) 도금층을 포함하는 기질의 상부면에 두께가 최소한 10㎛, 바람직하게는 20㎛가 되도록 균일하게 프린터기를 사용하여 절연성이 있는 포토솔더레지스트(6)를 도포하는 단계(80)와, 이 단계의 기질필름을 75∼85℃, 25∼40분의 조건에서 약열경화을 하는 단계(90)와, 500∼700mj의 노광량으로 솔더볼홀과 본딩 패드를 이루는 패턴 노광을 실시하는 단계(100)와, 이 단계에서 노광된 부분을 현상하는 단계(110)와, 반도체칩을 연결하기 위한 와이어본딩 패드부분과 인쇄회로기판을 연결하기 위한 솔더볼홀 부분을 드러내는 단계(120)와, 포토솔더레지스트(6)의 망상조직강화와 밀착력을 증대시키기 위하여 140∼160℃, 25∼40분의 조건에서 포토솔더레지스트의 강열경화하는 단계(140)와, 이 단계의 기질필름 표면을 알칼리 탈지공정과 산수세 공정으로 처리 후 3.5ASF에서 두께가 0.5∼1.0㎛되도록 금(8)을 도금하는 단계(130)를 수행하여, 도 5, 6과 같은 기질회로 필름을 제조한다. 여기서 각 단계별 수세는 생략하여 기술하였다.The second embodiment will be described in detail step by step as shown in Figure 2, after removing the surface contaminants and copper oxide film of the substrate film in the alkali degreasing process and pickling process photoresist dry film on the copper (3) surface for pattern formation (10) applying (4) to the conditions of 105 ° C to 115 ° C and 1 to 1.5 meters / min, exposing the photoresist dry film 4 to 20 ° C for an exposure dose of 25 to 25mj, and A step 30 of developing the exposed portion in this step, a step 40 of etching the copper (2) using an etching solution of chlorine chloride, and peeling off the photoresist dry film (4) with sodium hydroxide solution And degreasing and pickling the upper portion of the copper conductive circuit pattern formed by the step (50) to remove surface contaminants and copper oxide films, and then the nickel (5) to have a thickness of 5 to 15 µm under the condition of a current density of 50 ASF. Plating (60) and this step In step (70) of plating a gold strike (7) having a thickness of 0.075 ~ 0.125㎛ on the upper surface of the nickel (5) plated film at a current density of 3.5ASF, and the gold strike (7) plating layer of this step Applying the insulating photosolder resist (6) 80 using a printer uniformly to a thickness of at least 10 μm, preferably 20 μm, on the upper surface of the substrate comprising the substrate film of this step, A step (90) of weak heat curing at a condition of 75 to 85 ° C. and 25 to 40 minutes, and a step (100) of pattern exposure forming a solder ball hole and a bonding pad at an exposure dose of 500 to 700 mj, Developing a portion 110, exposing a wire bonding pad portion for connecting a semiconductor chip and a solder ball hole portion for connecting a printed circuit board 120, and strengthening the network structure of the photosolder resist 6. 140 to 160 to increase adhesion Intensive hardening of the photosolder resist at 140 ° C. for 25 to 40 minutes (140), and the surface of the substrate film in this step was treated with an alkali degreasing process and an acid washing process so that the thickness was 0.5 to 1.0 μm at 3.5ASF. Performing the step (130) of plating (8) to prepare a substrate circuit film as shown in FIGS. Here, the water washing for each step is omitted.
실시결과는 금도금(30)하기전에 강열경화(140)를 시행함으로써, 금도금이 진행되는 동안 포토솔더레지스트와 금스트라이크 층 사이에 금 용액의 침투가 없었고, 제조된 기질회로의 열적노화시험(Thermal Aging Test, 시편을 175℃에서 7시간 30분동안 열처리)과 수증기 노화 실험(Steam Aging Test, 시편을 온도 95℃ 상대습도 95%의 조건하에서 8시간 강제노화)의 신뢰성 시험에서 포토솔더레지스트와 도금 표면으로부터 이탈이 없었다.The result of the thermal aging 140 was performed before the gold plating 30, so that there was no penetration of the gold solution between the photosolder resist and the gold strike layer during the gold plating process, and the thermal aging test of the prepared substrate circuit (Thermal Aging) Photosolder and plating surface in the reliability test of the test, the specimen was heat treated at 175 ℃ for 7 hours and 30 minutes) and the steam aging test (Steam Aging Test, the specimen was subjected to forced aging for 8 hours under 95 ° C 95% relative humidity). There was no departure from.
(실시예 3)(Example 3)
니켈도금을 포토솔더레지스트 도포에 앞서 실행하고 강열경화 공정을 금스트라이크 도금과 금도금 공정에 앞서 실행한다.Nickel plating is performed prior to photosolder application and the intensive curing process is performed prior to the gold strike plating and gold plating processes.
즉, 탈지, 산수세, 포토레지스트 도포, 노광, 현상, 에칭, 포토레지스트 박리, 탈지, 산수세, 니켈도금, 포토솔더레지스트 도포, 약열경화, 노광, 현상, 강열경화, 탈지, 산수세, 금스트라이크, 금도금의 순서에 의한 제조방법.Namely, degreasing, pickling, photoresist coating, exposure, development, etching, photoresist stripping, degreasing, pickling, nickel plating, photosolder coating, weak heat curing, exposure, development, strong curing, degreasing, pickling, gold Manufacturing method by the order of strike and gold plating.
상기 제2 실시예를 도 3, 4와 같이 단계별로 상세히 설명하면, 알칼리 탈지공정과 산수세 공정에서 기질 필름의 표면 오염물과 구리산화막을 제거한 후 패턴 형성을 위하여 포토레지스트 드라이필름(4)을 105∼115℃, 1∼1.5meter/min의 조건으로 도포하는 단계(10)와, 이 단계의 필름 상부에 노광량 25∼50mj의 조건으로 노광하는 단계와(20), 이 단계 후 노광된 부분을 현상하는 단계(30)와, 이 단계 후 염화제이동의 에칭용액을 사용하여 구리(3)를 에칭하는 단계(40)와, 이 단계 후 수산화나트륨 용액을 이용하여 포토레지스트 드라이필름(4)을 박리하는 단계(50)와, 이 단계에 의해 형성된 구리 전도회로 패턴 상부를 알칼리 탈지공정과 산수세 공정으로 오염물과 구리산화막을 제거한 후 전류밀도 50ASF의 조건에서 두께가 5∼15㎛가 되도록 니켈(5)을 도금하는 단계(60)와, 이 단계에 의해 형성된 니켈도금층을포함하는 기질의 상부면에 절연성이 있는 포토솔더레지스트(6)를 두께가 최소한 10㎛, 바람직하게는 20㎛가 되도록 균일하게 프린터기를 사용하여 도포하는 단계(80)와, 이 단계 후 75∼85℃, 25∼40분의 조건에서 약열경화하는 단계(90)와, 이 단계 후 600mj의 노광량으로 솔더볼홀과 본딩 패드를 이루는 패턴 상부에 노광을 실시하는 단계(100)와, 이 단계 후 현상을 실시하는 단계(110)와, 반도체칩을 연결하기 위한 와이어본딩 패드부분과 인쇄회로기판을 연결하기 위한 솔더볼홀 부분을 드러내는 단계(120)와, 이 단계 후 포토솔더레지스트(6)의 망상조직강화와 밀착력을 증대시키기 위하여 140∼160℃, 25∼40분의 조건에서 강열경화하는 단계(140)와, 최종적으로 알칼리 탈지공정과 산수세 공정으로 처리한 후 전류밀도 3.5ASF의 조건에서 두께가 0.075∼0.125㎛되는 금스트라이크(7)를 도금하는 단계(70)와, 이 단계에서 형성된 금스트라이크층 상부에 3.5ASF에서 두께가 0.5∼1.0㎛되도록 금(8)을 도금하는 단계(130)를 수행하여, 도 5, 6과 같은, 기질회로 필름을 제조한다. 여기서 각 단계별 수세는 생략하여 기술하였다.3 and 4, the photoresist dry film 4 is removed to form a pattern after removing the surface contaminants and the copper oxide film of the substrate film in the alkali degreasing process and the acid washing process. (10) coating on the film of this step under the conditions of the exposure amount of 25-50mj (20), and developing the exposed part after this step Performing a step 30, etching the copper 3 using an etching solution of chlorine chloride after the step 40, and peeling the photoresist dry film 4 using a sodium hydroxide solution after this step. And removing the contaminants and the copper oxide film on the upper portion of the copper conductive circuit pattern formed by the step by an alkali degreasing process and an acid washing process, and then adding nickel (5) to a thickness of 5 to 15 μm under conditions of a current density of 50 ASF. Plating) (60) Applying an insulating photosolder 6 to the upper surface of the substrate including the nickel plated layer formed by this step using a printer uniformly so as to have a thickness of at least 10 μm, preferably 20 μm (80) And a step (90) of weak heat curing at a condition of 75 to 85 ° C. and 25 to 40 minutes after this step, and then exposing the upper part of the pattern forming the solder ball hole and the bonding pad at an exposure dose of 600 mj (after this step) 100), a step 110 of performing development after this step, a step 120 of exposing a wire bonding pad portion for connecting a semiconductor chip and a solder ball hole portion for connecting a printed circuit board, and a photo after this step. In order to increase the network reinforcement and adhesion of the solder resist 6, the step of thermal hardening at 140 to 160 ° C. and 25 to 40 minutes is carried out at 140 ° C, and finally after the alkali degreasing process and the acid washing process are performed. Density 3.5ASF Plating a gold strike (7) having a thickness of 0.075 to 0.125 mu m under the conditions (70), and plating gold (8) so as to have a thickness of 0.5 to 1.0 mu m at 3.5ASF on the gold strike layer formed in this step. Performing 130, to prepare a substrate circuit film, as shown in FIGS. Here, the water washing for each step is omitted.
실시결과는 강열경화(140) 후 금스트라이크 도금(70)을 시행함으로써 금도금이 진행되는 동안 포토솔더레지스트와 금스트라이크 층 사이에 금 용액의 침투가 없었고, 제조된 기질회로의 열적노화시험(Thermal Aging Test, 시편을 175℃에서 7시간 30분 동안 열처리)와 수증기 노화 실험(Steam Aging Test, 시편을 온도 95℃ 상대습도 95%의 조건하에서 8시간 강제 노화)의 신뢰성 시험에서 포토솔더레지스트의 도금 표면으로부터 이탈이 없었다.The results of the experiment were conducted by the gold strike plating 70 after the intensive heat curing 140. There was no penetration of the gold solution between the photosolder resist and the gold strike layer during the gold plating process, and the thermal aging test of the prepared substrate circuit (Thermal Aging) Plating surface of the photosolder resist in the reliability test of the test, heat treatment at 175 ° C for 7 hours 30 minutes) and steam aging test (Steam Aging Test, 8-hour forced aging at 95 ° C 95% relative humidity) There was no departure from.
이상 설명에서와 같이 본 발명은, 웨이퍼 레벨 CSP의 기질회로 필름의 제조공정에서 바닥층의 구리이온의 확산방지를 위한 니켈 도금을 솔더레지스트의 도포와 볼패드와 와이어본딩패드의 패턴 형성에 앞서 시행함으로써, 니켈도금 공정에서 솔더레지스트의 패턴형성에 따른 전류밀도 불균일에 의하여 발생되는 니켈도금 편차를 줄이고, 솔더레지스트 패턴 형성후 금속 전도층에 잔류하는 솔더레지스트의 잔류물질과 솔더레지스트의 밀착불량에 따른 도금공정에서 야기되는 도금불량을 완전히 제거 할 수 있었으며, 또한 솔더볼홀(Solder Ball Hold)의 높이의 균일성과 밀착력이 증대되는 등의 효과가 있다.As described above, the present invention, by the nickel plating for preventing the diffusion of copper ions of the bottom layer in the manufacturing process of the substrate circuit film of the wafer level CSP prior to the application of the solder resist and the pattern formation of the ball pad and wire bonding pad In the nickel plating process to reduce the nickel plating variation caused by the current density unevenness due to the pattern formation of the solder resist, and the plating according to the poor adhesion between the residual material of the solder resist and the solder resist remaining in the metal conductive layer after the solder resist pattern is formed. The plating defects caused by the process could be completely eliminated, and the uniformity and adhesion of the height of the solder ball hole may be increased.
Claims (6)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019990023825A KR100330557B1 (en) | 1999-06-23 | 1999-06-23 | Method of manufacturing flexible substrate circuit film |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019990023825A KR100330557B1 (en) | 1999-06-23 | 1999-06-23 | Method of manufacturing flexible substrate circuit film |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20010003514A KR20010003514A (en) | 2001-01-15 |
KR100330557B1 true KR100330557B1 (en) | 2002-03-29 |
Family
ID=19594729
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019990023825A KR100330557B1 (en) | 1999-06-23 | 1999-06-23 | Method of manufacturing flexible substrate circuit film |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100330557B1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110172715A (en) * | 2019-05-29 | 2019-08-27 | 苏州百达能电子有限公司 | A kind of low temperature conduction cooling tin ball |
-
1999
- 1999-06-23 KR KR1019990023825A patent/KR100330557B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR20010003514A (en) | 2001-01-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6861345B2 (en) | Method of disposing conductive bumps onto a semiconductor device | |
TWI413461B (en) | Method of manufacturing wiring board | |
KR101615789B1 (en) | Method of producing substrate for semiconductor element, and semiconductor device | |
US20060205116A1 (en) | Methods for packaging microfeature devices and microfeature devices formed by such methods | |
JPH11233678A (en) | Manufacture of ic package | |
US20090095508A1 (en) | Printed circuit board and method for manufacturing the same | |
KR100614548B1 (en) | Fabrication method of wiring substrate for mounting semiconductor element and semiconductor device | |
WO2010035509A1 (en) | Lead frame substrate manufacturing method and semiconductor device | |
KR20020000012A (en) | Method for manufacturing chip scale package having slits | |
WO2010106779A1 (en) | Method for manufacturing substrate for semiconductor element, and semiconductor device | |
JP2011014644A (en) | Wiring board and manufacturing method thereof | |
JP3178417B2 (en) | Semiconductor carrier and method of manufacturing the same | |
KR100330557B1 (en) | Method of manufacturing flexible substrate circuit film | |
JP2001007248A (en) | Package substrate | |
JPH06268098A (en) | Manufacture of semiconductor integrated circuit device | |
KR100325374B1 (en) | Method of manufacturing semiconductor device using dry photoresist film | |
JP2002151622A (en) | Semiconductor circuit component and its manufacturing method | |
KR101341634B1 (en) | Circuit board used for ball grid array package | |
JP2002124527A (en) | Method for manufacturing chip electronic component and method for manufacturing dummy wafer used therefor | |
JPH07212013A (en) | Manufacture of ball grid array and printed circuit board for ball grid array | |
KR100335875B1 (en) | Wiring board for bump bonding, semiconductor device assembled from the wiring board and manufacturing method of wiring board for bump bonding | |
KR0146214B1 (en) | Mask for lid-on-chip wafer, method for forming the adhesive on wafer using it, and the wafer's structure thereof | |
JPH04186894A (en) | Manufacture of printed wiring board | |
JPH0712849A (en) | Wiring board for electrical test and production thereof | |
JP2909223B2 (en) | Plating method of conductor pattern of printed wiring board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20070309 Year of fee payment: 6 |
|
LAPS | Lapse due to unpaid annual fee |