KR100284069B1 - Exposure mask for semiconductor device and manufacturing method thereof - Google Patents

Exposure mask for semiconductor device and manufacturing method thereof Download PDF

Info

Publication number
KR100284069B1
KR100284069B1 KR1019970027715A KR19970027715A KR100284069B1 KR 100284069 B1 KR100284069 B1 KR 100284069B1 KR 1019970027715 A KR1019970027715 A KR 1019970027715A KR 19970027715 A KR19970027715 A KR 19970027715A KR 100284069 B1 KR100284069 B1 KR 100284069B1
Authority
KR
South Korea
Prior art keywords
exposure mask
pattern
cell block
semiconductor device
light
Prior art date
Application number
KR1019970027715A
Other languages
Korean (ko)
Other versions
KR19990003763A (en
Inventor
한상준
장환수
Original Assignee
김영환
현대전자산업주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김영환, 현대전자산업주식회사 filed Critical 김영환
Priority to KR1019970027715A priority Critical patent/KR100284069B1/en
Publication of KR19990003763A publication Critical patent/KR19990003763A/en
Application granted granted Critical
Publication of KR100284069B1 publication Critical patent/KR100284069B1/en

Links

Images

Landscapes

  • Preparing Plates And Mask In Photomechanical Process (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)

Abstract

본 발명은 반도체소자용 노광마스크 및 그 제조방법에 관한 것으로서, 노광 마스트의 셀블럭으로 예정되어 있는 부분에 투과광의 위상을 반전시키는 간섭방지막 패턴을 형성하고, 그 상부에 광차단막 패턴을 형성하였으므로, 셀블럭 에지 부분을 투과한 광은 인접한 부분과는 투과광의 위상이 반대가 되어 회절광들은 서로 소멸되므로 회절에 의한 근접효과가 방지되어 셀블럭 에지에서의 패턴 얇아짐이나 임계크기 감소가 방지되어 소자의 고집적화에 유리하고, 공정수율 및 소자 동작의 신뢰성을 향상시킬 수 있다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an exposure mask for a semiconductor device and a method of manufacturing the same, wherein an interference prevention film pattern for inverting the phase of transmitted light is formed in a portion of the exposure mask, which is intended to be a cell block, and a light blocking film pattern is formed thereon. Since the light transmitted through the cell block edge portion is opposite to the adjacent portion of the transmitted light and the diffracted light disappears from each other, the proximity effect due to diffraction is prevented, so that the pattern thinning at the edge of the cell block or reduction of the critical size are prevented. It is advantageous to the high integration of the present invention, and the process yield and the reliability of device operation can be improved.

Description

반도체소자용 노광마스트 및 그 제조방법Exposure Mast for Semiconductor Device and Manufacturing Method Thereof

본 발명은 반도체소자용 노광마스크 및 그 제조방법에 관한 것으로서, 특히 셀영역과 주변회로 영역으로 구성되는 반도체소자의 제조를 위한 노광공정시 사용되는 노광마스트의 셀영역에 위상을 다른 부분과는 반전되도록하는 간섭방지막 패턴을 구비하도록하여 회절에 의한 근접효과에 따른 공정마진 감소를 방지하여 소자의 고집적화에 유리하고, 공정수율 및 소자 동작의 신뢰성을 향상시킬 수 있는 반도체소자용 노광마스크 및 그 제조방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an exposure mask for a semiconductor device and a method of manufacturing the same. In particular, the phase of the exposure mask used in an exposure process for manufacturing a semiconductor device including a cell region and a peripheral circuit region is reversed from that of other portions. Exposure mask for semiconductor device and method of manufacturing the same, which is advantageous to high integration of device by preventing process margin reduction due to proximity effect by diffraction by providing interference prevention film pattern to improve process yield and device operation reliability It is about.

최근 반도체 장치의 고집적화 추세는 미세패턴 형성 기술의 발전에 큰 영향을 받고 있으며, 반도체 장치의 제조 공정 중에서 식각 또는 이온주입 공정 등의 마스크로 매우 폭 넓게 사용되는 감광막 패턴의 미세화가 필수 요건이다.In recent years, the trend of high integration of semiconductor devices has been greatly influenced by the development of micropattern forming technology, and miniaturization of photoresist patterns, which are widely used as masks such as etching or ion implantation processes, is essential in the manufacturing process of semiconductor devices.

일반적인 감광막 패턴 제조 공정은 패턴을 형성하고자 하는 기판상에 감광제 및 수지(resin) 등이 용재인 솔밴트에 일정 비율로 용해되어 있는 감광액을 도포하여 감광막을 도포하고, 투명기판상에 광차단막 패턴이 형성되어있는 노광 마스크를 사용하여 빛을 선택적으로 조사하여 패턴으로 예정된 부분을 중합시킨 후, TMAH(tetra methylammonium hydroxides)를 주원료로 하는 약알카리성 현상액으로 상기 감광막의 노광/비노광 영역들을 선택적으로 제거하고, 건조시켜 감광막패턴을 형성한다.A general photoresist pattern manufacturing process is to apply a photoresist by dissolving a photoresist dissolved in a predetermined ratio in a solvent containing a photoresist, resin, and the like on a substrate on which a pattern is to be formed, and applying a photoresist pattern on a transparent substrate. After selectively irradiating light using the formed exposure mask to polymerize a predetermined portion in a pattern, a weakly alkaline developer mainly containing tetra methylammonium hydroxides (TMAH) is used to selectively remove the exposed / non-exposed areas of the photosensitive film. It dries and forms a photosensitive film pattern.

이때 상기 감광막 패턴의 분해능(R)은 축소노광장치의 광원의 파장(λ) 및 공정 변수(k)에 비례하고, 노광 장치의 렌즈구경(numerical aperture; NA)에 반비례 한다.In this case, the resolution R of the photoresist pattern is proportional to the wavelength λ and the process variable k of the light source of the reduction exposure apparatus, and inversely proportional to the numerical aperture NA of the exposure apparatus.

여기서 상기 축소노광장치의 광분해능을 향상시키기 위하여 광원의 파장을 감소시키게 되며, 예를 들어 파장이 436 및 365㎚인 G-라인 및 i-라인 축소노광장치는 공정 분해능이 각각 약 0.7, 0.5㎛ 정도가 한계이다.Here, the wavelength of the light source is reduced to improve the optical resolution of the reduced exposure apparatus. For example, the G-line and i-line reduced exposure apparatus having wavelengths of 436 and 365 nm have a process resolution of about 0.7 and 0.5 µm, respectively. Degree is the limit.

따라서 0.5㎛ 이하의 미세패턴을 형성하기 위해 파장이 작은 원자외선(deep ultra violet), 예를들어 파장이 248㎚인 KrF 레이저나 193㎚인 ArF 레이저를 광원으로 사용하는 노광 장치를 이용하거나, 이미지 콘트라스트를 향상시킬 수 있는 별도의 박막을 웨이퍼 상에 형성하는 씨.이.엘(contrast enhancement layer; CEL) 방법 또는 위상반전 마스크(phase shift mask; PSM)를 사용하기도 한다.Therefore, an exposure apparatus using a deep ultra violet, for example, a KrF laser having a wavelength of 248 nm or an ArF laser having a wavelength of 193 nm, is used as a light source to form a fine pattern of 0.5 μm or less, or an image A contrast enhancement layer (CEL) method or a phase shift mask (PSM) may be used to form a separate thin film on the wafer to improve contrast.

그러나 장비의 광원을 미세 파장으로 바꾸는 데에도 한계가 있으며, 상기 CEL방법은 공정이 복잡하고, 수율이 떨어지며, 위상반전마스크는 위상반전층과 광차단막 패턴간의 정렬이 어려워 마스크의 제작에 많은 시간과 노력이 소모되는 등 각각 마다 문제점이 있다.However, there is a limit in converting the light source of the equipment to a fine wavelength, and the CEL method has a complicated process and a low yield, and the phase inversion mask is difficult to align between the phase inversion layer and the light blocking layer pattern. Each effort has its own problems.

제1도는 종래 기술에 따른 반도체소자용 노광마스크를 사용한 미세패턴 제조방법을 설명하기 위한 개략도로서, 투명기판(12)상에 광차단막 (14)패턴이 형성되어 있는 노광마스크(10)를 사용하여 노광하면, 상기 광차단막(14) 패턴들이 밀집되어있는 셀지역의 외곽에 위치한 패턴은 간섭현상에 의해 근접효과(proximity effect)가 발생하여 기판(16)상에 형성된 감광막 패턴(18)의 외곽 패턴이 좁게 형성된다.FIG. 1 is a schematic diagram illustrating a method of manufacturing a micropattern using an exposure mask for a semiconductor device according to the prior art, using an exposure mask 10 having a light blocking film 14 pattern formed on a transparent substrate 12. When exposed, the pattern located at the outside of the cell region where the light blocking film 14 patterns are densely formed has a proximity effect caused by interference, and thus the outside pattern of the photosensitive film pattern 18 formed on the substrate 16. Is narrowly formed.

상기와 같은 종래 기술에 따른 반도체소자의 미세패턴 제조방법은 근접효과에 의해 셀블럭의 에지 부분 패턴이 얇게 형성되거나, 임계크기가 작아지는 현상이 발생하여 소자의 고집적화를 어렵게하고, 공정수율 및 소자 동작의 신뢰성을 떨어드리는 문제점이 있다.In the method of manufacturing a micropattern of a semiconductor device according to the prior art as described above, the edge pattern of the cell block is formed thinly or the threshold size is reduced due to the proximity effect, making it difficult to integrate the device, process yield and device There is a problem of reducing the reliability of the operation.

본 발명은 상기와 같은 문제점을 해결하기 위한 것으로서, 본 발명의 목적은 셀블럭 에지에서의 근접효과에 의한 패턴 얇아짐이나 임계크기 감소를 방지하여 소자의 고집적화에 유리하고, 공정수율 및 소자 동작의 신뢰성을 향상시킬 수 있는 반도체소자용 노광마스크를 제공함에 있다.SUMMARY OF THE INVENTION The present invention has been made to solve the above problems, and an object of the present invention is to prevent the pattern thinning or the reduction of the critical size due to the proximity effect at the cell block edge, which is advantageous for the high integration of the device, and the process yield and the operation of the device. It is to provide an exposure mask for a semiconductor device that can improve the reliability.

본 발명의 다른 목적은 셀블럭 에지에서의 근접효과를 방지할 수 있는 반도체 소자용 노광마스크 제조방법을 제공함에 있다.Another object of the present invention is to provide a method of manufacturing an exposure mask for a semiconductor device which can prevent the proximity effect at the cell block edge.

제1도는 종래 기술에 따른 반도체소자용 노광마스크를 사용한 패턴 제조방법을 설명하기위한 개략도.1 is a schematic view for explaining a pattern manufacturing method using an exposure mask for a semiconductor device according to the prior art.

제2도는 본 발명에 따른 반도체소자용 노광마스트의 단면도.2 is a cross-sectional view of an exposure mast for a semiconductor device according to the present invention.

제3도는 본 발명에 따른 반도체소자용 노광마스크를 사용한 패턴 제조방법을 설명하기위한 개략도.3 is a schematic view for explaining a pattern manufacturing method using an exposure mask for a semiconductor device according to the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

10, 20 : 노광마스크 12 : 투명기판10, 20: exposure mask 12: transparent substrate

14 : 광차단막 16 : 기판14 light blocking film 16 substrate

18, 24 : 감광막 패턴 22 : 간섭방지막18, 24: photosensitive film pattern 22: interference prevention film

상기와 같은 목적을 달성하기 위한 본 발명에 따른 반도체소자용 노광마스크의 특징은, 노광마스크용 투명기판에서 셀블럭으로 예정되어있는 부분상에 형성되어 있으며, 투과되는 광의 위상을 반전시키는 간섭방지막 패턴과, 상기 간섭방지막 패턴상에 형성되어있는 광차단막 패턴을 구비함에 있다.A feature of the exposure mask for a semiconductor device according to the present invention for achieving the above object is formed on a portion of the exposure mask transparent substrate, which is intended to be a cell block, the interference prevention film pattern for inverting the phase of the transmitted light And a light blocking film pattern formed on the interference prevention film pattern.

다른 목적을 달성하기위한 본 발명에 따른 반도체소자용 노광마스크 제조방법의 특징은, 노광마스크용 투명기판상에 투과되는 광의 위상을 반전시키는 간섭방지막을 형성하는 공정과, 상기 간섭방지막 상에 광차단막 패턴을 형성하는 공정과, 상기 투명기판에서 셀블럭으로 예정되어 있는 부분을 보호하는 감광막 패턴을 형성하는 공정과, 상기 감광막 패턴에 의해 노출되어있는 간섭방지막을 제거하여 간섭방지막 패턴을 형성하는 공정을 구비함에 있다.A feature of the method for manufacturing an exposure mask for a semiconductor device according to the present invention for achieving another object is a step of forming an interference prevention film for inverting the phase of the light transmitted on the transparent substrate for the exposure mask, and a light blocking film on the interference prevention film Forming a pattern, forming a photoresist pattern that protects a portion of the transparent substrate as a cell block, and removing an interference prevention layer exposed by the photoresist pattern to form an interference prevention pattern. It's in the box.

이하, 본 발명에 따른 반도체소자용 노광마스크 및 그 제조방법에 관하여 첨부도면을 참조하여 상세히 설명한다.Hereinafter, an exposure mask for a semiconductor device and a method of manufacturing the same according to the present invention will be described in detail with reference to the accompanying drawings.

제2도는 본 발명에 따른 반도체소자용 노광마스크를 이용한 미세패턴 제조공정을 설명하기 위한 개략도이다.2 is a schematic view for explaining a micropattern manufacturing process using an exposure mask for a semiconductor device according to the present invention.

본 발명에 따른 노광마스크(20)는 투명기판(12)에서 셀블럭으로 예정되어있는 부분상에 간섭방지막(22) 패턴이 형성되어있으며, 상기 간섭방지막(22) 패턴상에 광차단막 (14) 패턴들이 형성되어 있다.In the exposure mask 20 according to the present invention, an anti-interference film 22 pattern is formed on a portion of the transparent substrate 12 that is intended to be a cell block, and the light-blocking film 14 is formed on the anti-interference film 22 pattern. Patterns are formed.

상기의 노광마스크(20)를 사용하면, 셀블럭 내측과 외측간의 투과광의 위상이 서로 반전되어 셀블럭 에지 부분에서의 간섭에 의한 근접효과가 일어나지 않아, 기판(16)상에 형성되는 감광막 패턴(18)의 에지 부분 얇아짐이나 임계크기 감소는 일어나지 않는다.When the exposure mask 20 is used, the phases of transmitted light between the inside and the outside of the cell block are inverted to each other so that a proximity effect due to interference at the edge of the cell block does not occur, and thus the photosensitive film pattern formed on the substrate 16 ( No edge thinning or threshold size reduction of 18) occurs.

상기의 노광마스크(20) 제조 방법을 제3(a)도 내지 제3(d)도를 참조하여 설명하면 다음과 같다.The method of manufacturing the exposure mask 20 will be described with reference to FIGS. 3A to 3D as follows.

먼저, 투명재질, 예를들어 석영이나 유리 또는 플라스틱 재질의 투명기판(12)상에 광투과가 가능한 소정재질, 예를들어 석영등과 같은 마스크재료와 비슷한 물질이나 산화막, 질화막, 에스.오.지(spin on glass; SOG)등의 물질로서 두께는 각 재질의 투과율에 따른 위상반전 정도를 고려하여 간섭방지막(22)을 형성하고, 상기 간섭방지막(22) 상에 광반사율이 우수한 재질, 예를들어 크롬이나 Al등의 재질로된 광차단막(14)을 형성한다. (제3(a)도 참조).First, a material similar to a mask material such as quartz, glass, or a transparent material 12, such as quartz, glass or plastic, which is light transmissive, for example, quartz, oxide film, nitride film, S.O. As a material such as spin on glass (SOG), the thickness is formed of an interference prevention film 22 in consideration of the degree of phase reversal according to the transmittance of each material, and a material having excellent light reflectance on the interference prevention film 22, for example For example, the light blocking film 14 made of chromium or Al is formed. (See also section 3 (a)).

그다음 상기 광차단막(14)을 패턴닝하여 광차단막(14) 패턴을 형성하고, (제3(b)도 참조), 상기 투명기판(12)에서 셀블럭으로 예정되어있는 부분상에 감광막 패턴(24)을 형성하고, (제3(c)도 참조), 상기 감광막 패턴(24)에 의해 노출되어있는 간섭방지막(22)을 제거하여 셀블럭 부분에만 남아 있는 간섭방지막(22) 패턴을 형성한다.(제3(d)도 참조).Then, the light blocking film 14 is patterned to form a light blocking film 14 pattern (see also third (b)), and a photoresist pattern is formed on a portion of the transparent substrate 12 that is intended to be a cell block. 24) (see also third (c)), and remove the interference prevention film 22 exposed by the photosensitive film pattern 24 to form an interference prevention film 22 pattern remaining only in the cell block portion. (See also section 3 (d)).

이상에서 설명한 바와 같이, 본 발명에 따른 반도체소자용 노광마스크 및 그 제조방법은 노광마스크의 셀블럭으로 예정되어 있는 부분에 투과광의 위상을 반전시키는 간섭방지막 패턴을 형성하고, 그 상부에 광차단막 패턴을 형성하였으므로, 셀블럭 에지 부분을 투과한 광은 인접한 부분과는 투과광의 위상이 반대가 되어 회절광들은 서로 소멸되므로 회절에 의한 근접효과가 방지되어 셀블럭 에지에서의 패턴 얇아짐이나 임계크기 감소가 방지되어 소자의 고집적화에 유리하고, 공정수율 및 소자 동작의 신뢰성을 향상시킬 수 있는 이점이 있다.As described above, the exposure mask for a semiconductor device and the method of manufacturing the same according to the present invention form an interference prevention film pattern for inverting the phase of transmitted light in a portion of the exposure mask intended to be a cell block, and the light blocking film pattern thereon. Since the light transmitted through the edge portion of the cell block is opposite to the adjacent portion of the transmitted light, the diffracted light disappears from each other, and thus the proximity effect due to diffraction is prevented, thereby reducing the pattern thinning or reducing the critical size at the edge of the cell block. Is prevented, which is advantageous for high integration of the device, and has an advantage of improving process yield and reliability of device operation.

Claims (5)

패턴밀도가 주변회로부보다 높은 다수개의 셀블럭을 포함하는 노광마스크에서 상기 셀블럭 에지부 패턴이 상기 셀블럭 내측의 패턴보다 얇게 형성되는 씨닝(thining)현상을 방지하기 위한 반도체소자용 노광마스크에 있어서, 투과되는 광의 위상을 반전시키는 간섭방지막 패턴이 노광마스크용 투명기판상의 셀블럭 전면(全面)에 구비되고, 상기 간섭방지막 패턴상에 광차단막 패턴이 구비되는 것을 특징으로하는 반도체소자용 노광마스크.An exposure mask for a semiconductor device for preventing thinning phenomenon in which the cell block edge portion pattern is formed thinner than the pattern inside the cell block in an exposure mask including a plurality of cell blocks having a higher pattern density than a peripheral circuit portion. And an anti-interference film pattern for inverting the phase of transmitted light is provided on the entire cell block on the transparent substrate for the exposure mask, and the light-blocking film pattern is provided on the interference prevention film pattern. 제1항에 있어서, 상기 투명기판이 석영, 유리 또는 플라스틱중 어느하나로 형성되어있는 것을 특징으로 하는 반도체소자용 노광마스크.The exposure mask of claim 1, wherein the transparent substrate is formed of any one of quartz, glass, and plastic. 제1항에 있어서, 상기 간섭방지막 패턴은 투과율이 석영등과 같은 마스크재료와 유사한 특징의 물질, 산화막, 질화막 또는 SOG 중 어느하나로 형성되어있는 것을 특징으로하는 반도체소자용 노광마스크.The exposure mask of claim 1, wherein the anti-interference film pattern is formed of any one of a material having a transmittance similar to a mask material such as quartz, an oxide film, a nitride film, or an SOG. 제1항에 있어서, 상기 광차단막 패턴이 크롬 또는 Al으로 형성되어 있는 것을 특징으로하는 반도체소자용 노광마스크.The exposure mask for a semiconductor device according to claim 1, wherein the light blocking film pattern is made of chromium or Al. 주변회로부와의 경계부인 셀블럭 에지부에서 위상반전 효과를 이용하여 상기 에지부에서의 씨닝(thining)현상을 방지하기 위한 반도체소자용 노광마스크 제조방법에 있어서, 노광마스크용 투명기판상에 투과되는 광의 위상을 반전시키는 간섭방지막을 형성하는 공정과, 상기 간섭방지막 상에 광차단막 패턴을 형성하는 공정과, 상기 투명기관에서 셀블럭 영역만을 도포하는 감광막패턴을 형성하고 이를 마스크로 하여 상기 투명기판의 상부구조를 식각함으로써 상기 투명기판 상의 셀블럭 전면에 간섭방지막이 구비되고 그 상부에 광차단막 패턴이 구비되는 위상반전마스크를 형성하는 공정을 구비하는 반도체소자용 노광마스크의 제조방법.In a method of manufacturing an exposure mask for a semiconductor device for preventing thinning phenomenon at the edge part by using a phase inversion effect at a cell block edge part which is a boundary part with a peripheral circuit part, it is transmitted on a transparent substrate for an exposure mask. Forming an interference prevention film for inverting the phase of light, forming a light blocking film pattern on the interference prevention film, and forming a photoresist pattern for coating only the cell block region in the transparent engine and using the mask as a mask. A method of manufacturing an exposure mask for a semiconductor device comprising etching a top structure to form a phase inversion mask having an anti-interference film on an entire surface of the cell block on the transparent substrate and having a light blocking film pattern thereon.
KR1019970027715A 1997-06-26 1997-06-26 Exposure mask for semiconductor device and manufacturing method thereof KR100284069B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019970027715A KR100284069B1 (en) 1997-06-26 1997-06-26 Exposure mask for semiconductor device and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019970027715A KR100284069B1 (en) 1997-06-26 1997-06-26 Exposure mask for semiconductor device and manufacturing method thereof

Publications (2)

Publication Number Publication Date
KR19990003763A KR19990003763A (en) 1999-01-15
KR100284069B1 true KR100284069B1 (en) 2001-04-02

Family

ID=65987631

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019970027715A KR100284069B1 (en) 1997-06-26 1997-06-26 Exposure mask for semiconductor device and manufacturing method thereof

Country Status (1)

Country Link
KR (1) KR100284069B1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003057800A (en) * 2001-08-09 2003-02-26 Mitsubishi Electric Corp Method and device for focus monitor, and manufacturing method of semiconductor
KR20030053683A (en) * 2001-12-22 2003-07-02 동부전자 주식회사 Photo Mask
KR100818109B1 (en) 2007-03-15 2008-03-31 주식회사 하이닉스반도체 Ball attach apparatus for fabrication of ball grid array package

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR920015459A (en) * 1991-01-07 1992-08-26 문정환 Method of manufacturing phase shift mask of semiconductor memory device
KR950024261A (en) * 1994-01-19 1995-08-21 김주용 Rim type phase inversion mask and manufacturing method thereof

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR920015459A (en) * 1991-01-07 1992-08-26 문정환 Method of manufacturing phase shift mask of semiconductor memory device
KR950024261A (en) * 1994-01-19 1995-08-21 김주용 Rim type phase inversion mask and manufacturing method thereof

Also Published As

Publication number Publication date
KR19990003763A (en) 1999-01-15

Similar Documents

Publication Publication Date Title
KR0128828B1 (en) Forming method of contact hole in the semiconductor device
KR19980033399A (en) Patterning features in the photosensitive layer and forming device layers in the photosensitive layer
KR970009825B1 (en) Half-tone phase shift mast and fabrication method
US6902851B1 (en) Method for using phase-shifting mask
KR0166497B1 (en) Phase inversion mask and the method of production therefrom
US6645678B2 (en) Method and apparatus for making an integrated circuit using polarization properties of light
KR100284069B1 (en) Exposure mask for semiconductor device and manufacturing method thereof
KR19980028362A (en) Manufacturing method of fine pattern of semiconductor device
KR970009822B1 (en) Half-tone phase shift mask and fabrication method
KR100192360B1 (en) Method of manufacturing phase shift mask
KR100269327B1 (en) Half tone phase shift mask and its making method
US6448164B1 (en) Dark field image reversal for gate or line patterning
US6479194B1 (en) Transparent phase shift mask for fabrication of small feature sizes
KR960002243B1 (en) Method for forming resist mask pattern by light exposure
US6406819B1 (en) Method for selective PSM with assist OPC
KR100278917B1 (en) Method for manufacturing contact mask of semiconductor device
KR100314743B1 (en) Method of preparing phase shift mask of semiconductor device
KR100870347B1 (en) Method of manufacturing a image device
US6306549B1 (en) Method for manufacturing EAPSM-type masks used to produce integrated circuits
KR970004429B1 (en) A method for manufacturing phase reversal mask
KR100220940B1 (en) Method of manufacturing fine pattern of semiconductor device
US6933085B1 (en) Transparent phase shift mask for fabrication of small feature sizes
KR100669559B1 (en) Phase shift mask for contact hole
KR20030001560A (en) Photo mask of contact of semiconductor device
KR970005055B1 (en) Preparation method of phase shift mask for semiconductor process

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
AMND Amendment
E601 Decision to refuse application
J201 Request for trial against refusal decision
AMND Amendment
B701 Decision to grant
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20071120

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee