KR100268782B1 - Method for manufacturing capacitor of semiconductor device - Google Patents

Method for manufacturing capacitor of semiconductor device Download PDF

Info

Publication number
KR100268782B1
KR100268782B1 KR1019970024184A KR19970024184A KR100268782B1 KR 100268782 B1 KR100268782 B1 KR 100268782B1 KR 1019970024184 A KR1019970024184 A KR 1019970024184A KR 19970024184 A KR19970024184 A KR 19970024184A KR 100268782 B1 KR100268782 B1 KR 100268782B1
Authority
KR
South Korea
Prior art keywords
film
charge storage
storage electrode
capacitor
semiconductor device
Prior art date
Application number
KR1019970024184A
Other languages
Korean (ko)
Other versions
KR19990001005A (en
Inventor
임찬
Original Assignee
김영환
현대전자산업주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김영환, 현대전자산업주식회사 filed Critical 김영환
Priority to KR1019970024184A priority Critical patent/KR100268782B1/en
Priority to DE19825736A priority patent/DE19825736C2/en
Priority to GB9812283A priority patent/GB2326279B/en
Priority to TW087109222A priority patent/TW396501B/en
Priority to JP17656798A priority patent/JP3451943B2/en
Priority to CN98102096A priority patent/CN1129171C/en
Priority to US09/095,696 priority patent/US5985730A/en
Publication of KR19990001005A publication Critical patent/KR19990001005A/en
Application granted granted Critical
Publication of KR100268782B1 publication Critical patent/KR100268782B1/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/55Capacitors with a dielectric comprising a perovskite structure material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02274Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03Making the capacitor or connections thereto
    • H10B12/033Making the capacitor or connections thereto the capacitor extending over the transistor

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • Materials Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Memories (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

PURPOSE: A method for forming a capacitor of a semiconductor device is provided to improve the electrical characteristics of the capacitor and thus to improve the characteristics and the reliability of the semiconductor device. CONSTITUTION: A bottom structure like an isolation film and a gate oxide and a gate electrode and a bit line is formed on a semiconductor substrate(11). Then, a planarization film is formed, and a contact hole is formed using an interlayer insulation film as a contact mask. And, a contact plug is formed by etching a poly silicon film, and a charge storage electrode(13) is formed to contact with the contact plug. And, a native oxide on a surface of the charge storage electrode is removed using HF+H2O or HF+NH4F+H2O. Then, the charge storage electrode nitrifies the whole surface of a doped poly silicon. The nitrified surface of the charge storage electrode is plasma-processed to form a nitride oxide(SiOxNy). A Ta2O5 film(17) is deposited on an upper part of the oxidized charge storage electrode by an LPCVD method, and is annealed in an N2O or O2 atmosphere. And, after depositing a TiN, a plate electrode is formed by depositing a doped poly silicon. And, a capacitor is completed by patterning the plate electrode.

Description

반도체소자의 캐패시터 형성방법Capacitor Formation Method of Semiconductor Device

본 발명은 반도체소자의 캐패시터 형성방법에 관한 것으로써, 특히 캐패시터의 유전체로 단차피복성이 우수한 LPCVD Ta2O5막을 사용할 경우, 상기 LPCVD Ta2O5막을 형성하기 전에 전하저장전극 표면에 특수처리함으로써 캐패시터의 전기적 특성을 개선시키고 그에 따른 반도체소자의 특성 및 신뢰성을 향상시킬 수 있는 기술에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of forming a capacitor of a semiconductor device, and in particular, when using an LPCVD Ta 2 O 5 film having excellent step coverage as a dielectric of a capacitor, a special treatment is performed on the surface of the charge storage electrode before forming the LPCVD Ta 2 O 5 film. By doing so, the present invention relates to a technology capable of improving electrical characteristics of capacitors and thereby improving characteristics and reliability of semiconductor devices.

최근 반도체소자의 고집적화 추세에 따라 셀 크기가 감소되어 충분한 정전용량을 갖는 캐패시터를 형성하기가 어려워지고있다.Recently, due to the trend toward higher integration of semiconductor devices, it is difficult to form capacitors with sufficient capacitance due to a decrease in cell size.

특히, 하나의 모스 트랜지스터와 캐패시터로 구성되는 디램 소자에서는 캐패시터의 정전용량을 증가시키기 위하여 유전상수가 높은 물질을 유전체막으로 사용하거나, 유전체막의 두께를 얇게하거나 또는 전하저장전극의 표면적을 증가시키는 등의 방법이 있다.In particular, in a DRAM device composed of one MOS transistor and a capacitor, a material having a high dielectric constant is used as the dielectric film, a thickness of the dielectric film is increased, or the surface area of the charge storage electrode is increased to increase the capacitance of the capacitor. There is a way.

도시되어 있지는 않지만, 종래기술에 따른 반도체소자의 캐패시터 제조방법을 살펴보면 다음과 같다.Although not shown, looking at the capacitor manufacturing method of the semiconductor device according to the prior art as follows.

먼저, 반도체기판 상에 소자분리 산화막과 게이트산화막을 형성하고, 게이트전극과 소오스/드레인전극으로 구성되는 모스 전계효과 트랜지스터를 형성한 후, 상기 구조의 전표면에 층간절연막을 형성한다.First, a device isolation oxide film and a gate oxide film are formed on a semiconductor substrate, and a MOS field effect transistor including a gate electrode and a source / drain electrode is formed, and then an interlayer insulating film is formed on the entire surface of the structure.

그 다음 상기 소오스/드레인전극 중 전하저장전극 콘택으로 예정되어 있는 부분 상측의 층간절연막을 제거하여 전하저장전극 콘택홀을 형성하고, 상기 콘택홀을 통하여 소오스/드레인전극과 접촉되는 전하저장전극을 다결정실리콘층 패턴으로형성한 후, 상기 전하저장전극의 표면에 산화막이나 질화막 또는 산화막-질화막-산화막의 적층구조로된 유전체막을 도포하며, 상기 유전체막상에 전하저장전극을 감싸는 플레이트전극을 형성하여 캐패시터를 완성한다.Next, a charge storage electrode contact hole is formed by removing an interlayer insulating layer on an upper portion of the source / drain electrode, which is intended to be a charge storage electrode contact, and polycrystalline a charge storage electrode contacting the source / drain electrode through the contact hole. After forming a silicon layer pattern, a dielectric film having a laminated structure of an oxide film, a nitride film, or an oxide film-nitride film-oxide film is coated on the surface of the charge storage electrode, and a plate electrode is formed on the dielectric film to surround the charge storage electrode. Complete

상기와 같은 종래기술에 따른 반도체소자의 캐패시터에서 유전체막은 고유전율, 저누설전류밀도, 높은 절연파괴전압 및 상하측 전극과의 안정적인 계면특성 등이 요구되는데, 상기 산화막은 유전상수가 약 3.8 정도이고 질화막은 약 7.2 정도로 비교적 작고, 전극으로 사용되는 다결정실리콘층은 비저항이 800~1000μΩcm 정도로 비교적 높아 정전용량이 제한된다.In the capacitor of the semiconductor device according to the prior art as described above, the dielectric film requires high dielectric constant, low leakage current density, high dielectric breakdown voltage, and stable interfacial characteristics with the upper and lower electrodes. The oxide film has a dielectric constant of about 3.8. The nitride film is relatively small at about 7.2, and the polysilicon layer used as an electrode has a relatively high resistivity of about 800 to 1000 mu OMEGA cm.

상기와 같은 문제점을 해결하기 위하여 산화막-질화막-산화막의 적층구조로된 유전체막 대신에 Ta2O5막과 같은 고유전체막을 사용한다.In order to solve the above problems, a high-k dielectric film such as a Ta 2 O 5 film is used instead of a dielectric film having a stacked structure of an oxide film-nitride film-oxide film.

상기 Ta2O5막은 256M DPAM 이상의 고집적 메모리 소자의 캐패시터의 유전체막으로 사용이 널리 고려되고 있다.The Ta 2 O 5 film is widely considered to be used as a dielectric film of a capacitor of a high density memory device of 256M DPAM or more.

그러나 상기 Ta2O5막을 유전체막으로 사용하는 캐패시터는 상기 Ta2O5막의 증착방법에 따라 캐패시터의 전기적 특성이 크게 변화된다.However, in the capacitor using the Ta 2 O 5 film as the dielectric film, the electrical characteristics of the capacitor change greatly according to the deposition method of the Ta 2 O 5 film.

즉, 플라즈마 화학기상증착(plasma enhanced cheemical vapor deposition, 이하 PECVD라 함)방법으로 상기 Ta2O5막을 증착하여 평판 캐패시터를 형성하는 경우, 저압화학기상증착(low pressure chemical vapor deposition, 이하 LPCVD라 함)방법으로 Ta2O5막을 증착할 때보다 전기적 특성이 우수하다.That is, when the Ta 2 O 5 film is deposited to form a flat plate capacitor by plasma enhanced chemical vapor deposition (PECVD), low pressure chemical vapor deposition (LPCVD) is called. The electrical properties are better than that of the Ta 2 O 5 film.

그러나, 실제로 사용되는 캐패시터는 실린더형 및 핀구조등 다양한 구조의 소자이고, 또한, 이러한 소자들은 단차가 크기때문에 상기 Ta2O5막은 단차피복성(stepcoverage)이 우수해야 한다.However, the capacitor actually used is a device having various structures such as a cylindrical shape and a fin structure, and since these devices have a large step, the Ta 2 O 5 film should have excellent step coverage.

그런데, 상기 PECVD방법으로 증착된 Ta2O5막은 LPCVD방법으로 증착된 Ta2O5막에 비하여 단차피복성가 매우 불량하여, 실제의 소자에 적용할 경우 높은 누설전류를 유발시키는 문제점이 있다.However, the Ta 2 O 5 film deposited by the PECVD method is very poor step coverage compared to the Ta 2 O 5 film deposited by the LPCVD method, there is a problem that causes high leakage current when applied to the actual device.

본 발명은 상기한 종래기술의 문제점을 해결하기 위하여, 캐패시터 형성시 단차피복성가 우수한 LPCVD방법으로 증착된 Ta2O5막을 사용하고, 상기 LPCVD방법으로 증착된 Ta2O5막을 증착하기 전에 전하저장전극 표면에 특수처리함으로써 캐패시터의 전기적 특성을 개선하고 그에 따른 반도체소자의 특성 및 신뢰성을 향상시키는 반도체소자의 캐패시터 형성방법을 제공하는데 그 목적이 있다.The present invention uses a Ta 2 O 5 film deposited by the LPCVD method with excellent step coverage when forming a capacitor, and charge storage before depositing the Ta 2 O 5 film deposited by the LPCVD method to form a capacitor It is an object of the present invention to provide a method for forming a capacitor of a semiconductor device by improving the electrical characteristics of the capacitor and thereby improving the characteristics and reliability of the capacitor by special treatment on the electrode surface.

제1도는 본 발명에 따른 반도체소자의 캐패시터 형성방법을 나타낸 단면도.1 is a cross-sectional view showing a method of forming a capacitor of a semiconductor device according to the present invention.

제2도는 본 발명에 따른 반도체소자의 캐패시터 형성방법에 대한 누설전류 특성을 나타낸 그래프도.2 is a graph showing leakage current characteristics of a method for forming a capacitor of a semiconductor device according to the present invention.

〈도면의 주요부분에 대한 부호의 설명〉<Explanation of symbols for main parts of drawing>

11 : 반도체기판 13 : 도프드 다결정실리콘11: semiconductor substrate 13: doped polycrystalline silicon

15 : 플라즈마 처리된 질화막 17 : LPCVD Ta2O515 plasma treated nitride film 17 LPCVD Ta 2 O 5 film

이상의 목적을 달성하기 위하여 본 발명에 따른 반도체소자의 캐패시터 형성방법은, 반도체기판 상부에 도프드 다결정실리콘으로 전하저장전극을 형성하는 공정과, 상기 전하저장전극 전체표면을 질화화하는 공정과, 상기 질화된 전하저장전극의 표면을 산화시키는 공정과, 상기 전하전극전극 표면에 Ta2O5막을 LPCVD방법으로 증착하는 공정과, 상기 Ta2O5막을 플라즈마처리하는 공정과, 상기 Ta2O5막을 열처리하는 공정과, 전체표면 상부에 플레이트 전극을 형성하는 공정을 포함하는 것을 특징으로 한다.In order to achieve the above object, a method of forming a capacitor of a semiconductor device according to the present invention comprises the steps of forming a charge storage electrode of the doped polycrystalline silicon on the semiconductor substrate, the step of nitriding the entire surface of the charge storage electrode; a step of oxidizing the surface of the nitride charge storage electrode, and a step of depositing a Ta 2 O 5 LPCVD film method to the charge electrode electrode surface, the step of plasma processing the Ta 2 O 5 film and the Ta 2 O 5 film And a step of forming a plate electrode on the entire surface.

한편, 이상의 목적을 달성하기 위한 본 발명의 원리는, 캐패시터의 유전체막 형성시 PECVD방법으로 증착한 Ta2O5막은 단차피복성이 불량하기 때문에 단차피복성이 우수한 LPCVD방법으로 증착된 Ta2O5막을 사용하는데, 상기 LPCVD방법으로 증착된 Ta2O5막이 우수한 전기적 특성을 갖게 하기 위하여 상기 LPCVD방법으로 증착된 Ta2O5막을 증착하기 전에 하부층을 질화화한 후 플라즈마 처리하여 산화시키고, 상기 LPCVD방법으로 증착된 Ta2O5막을 증착해서 플라즈마처리 또는 UV-O3가스 처리하고, Ta2O5막을 다결정화시키기 위하여 열처리를 실시함으로써 캐패시터의 전기적 특성을 개선하는 것이다.On the other hand, the principles of the present invention for achieving the above object, the step coverage is deposited as excellent LPCVD method, because the step coverage which when the dielectric film formed deposited PECVD method Ta 2 O 5 film of the capacitor to poor Ta 2 O uses 5 film, and oxidation after the LPCVD method as-deposited Ta 2 O 5 as a film by nitriding Chemistry a lower layer prior to depositing a film of Ta 2 O 5 deposition by the LPCVD method to have excellent electrical characteristics the plasma treatment, the The Ta 2 O 5 film deposited by the LPCVD method is deposited to perform plasma treatment or UV-O 3 gas treatment, and heat treatment is performed to polycrystalline the Ta 2 O 5 film, thereby improving the electrical characteristics of the capacitor.

이하, 첨부된 도면을 참고로 하여 상세히 설명하기로 한다.Hereinafter, with reference to the accompanying drawings will be described in detail.

도 1은 본 발명에 따른 반도체소자의 캐패시터 형성방법을 도시한 단면도이다.1 is a cross-sectional view showing a method of forming a capacitor of a semiconductor device according to the present invention.

먼저, 반도체기판(11)에 소자분리 절연막(도시안됨), 게이트산화막(도시안됨), 게이트전극(도시안됨) 및 비트라인(도시안됨) 등의 하부구조물을 형성한다.First, lower structures such as an isolation layer (not shown), a gate oxide layer (not shown), a gate electrode (not shown), and a bit line (not shown) are formed on the semiconductor substrate 11.

다음, 전체표면에 평탄화막(도시안됨)을 형성한다.Next, a planarization film (not shown) is formed over the entire surface.

그 다음, 도핑되지 않은 산화막으로 층간절연막(도시안됨)을 형성하다.Then, an interlayer insulating film (not shown) is formed of an undoped oxide film.

그리고, 상기 층간절연막은 콘택마스크를 이용하여 콘택부분으로 예정되는 부분에 콘택홀(도시안됨)을 형성한다.In addition, the interlayer insulating layer forms a contact hole (not shown) in a portion that is intended to be a contact portion using a contact mask.

그 다음, 상기 구조의 전표면에 다결정실리콘막(도시안됨)을 화학기상증착방법(Chemical Vapor Deposition, 이하 CVD라함)으로 형성한 다음, 상기 콘택홀(도시안됨) 내부에만 상기 다결정실리콘막이 남도록 식각하여 상기 콘택홀(도시안됨)을메우는 콘택플러그(도시안됨)를 형성한다.Then, a polysilicon film (not shown) is formed on the entire surface of the structure by chemical vapor deposition (CVD), and then etched so that the polycrystalline silicon film remains only inside the contact hole (not shown). As a result, a contact plug (not shown) filling the contact hole (not shown) is formed.

그리고, 상기 콘택플러그(도시안됨)과 접촉되는 전하저장전극(13)을 형성한다. 여기서, 상기 전하저장전극(13)은 불순물이 도핑된 다결정실리콘으로 형성하며, 전하저장전극의 구조는 실린더형, 핀형 및 다른 구조를 가지는 경우가 있다. 그리고, 상기 전하저장전극(13)의 구조에 반구형 다결정실리콘(hemispherical grained silicate glass, HSG)을 사용하는 경우도 있다.In addition, the charge storage electrode 13 is formed to contact the contact plug (not shown). Here, the charge storage electrode 13 is formed of polycrystalline silicon doped with impurities, and the structure of the charge storage electrode may have a cylindrical shape, a fin shape, and another structure. In addition, hemispherical grained silicate glass (HSG) may be used for the structure of the charge storage electrode 13.

그 다음, 전하저장전극(13) 표면에 발생한 자연산화막을 제거한다. 이대, 상기 자연산화막은 산화막 식각용액인 HF+H2O또는 HF+NH4F+H2O 등을 사용하여 제거한다.Next, the natural oxide film generated on the surface of the charge storage electrode 13 is removed. The natural oxide film is removed using HF + H 2 O or HF + NH 4 F + H 2 O, which is an oxide film etching solution.

그 후, 상기 전하저장전극(13)인 도프드 다결정실리콘의 전체표면을 질화화시킨다. 여기서, 상기 전하저장전극(13)의 질화화는 NH3가스를 이용하여 알.티.엔.(rapid thermal nitration, 이하 RTN라 함)법으로 800~900℃ 정도의 온도에서 40~100초 정도 실시한다.Thereafter, the entire surface of the doped polycrystalline silicon, which is the charge storage electrode 13, is nitrided. Here, the nitride of the charge storage electrode 13 is 40 ~ 100 seconds at a temperature of about 800 ~ 900 ℃ by the method of rapid thermal nitration (RTN) using NH 3 gas. Conduct.

그리고, 상기 질화화된 전하저장전극의 표면은 N2O 및 O2등 산소가 함유된 가스를 이용하여 플라즈마 상태에서 처리하여 산질화막(SiOxNy)이 얇게 형성된게 한다. 이때, 상기 플라즈마를 발생시키는 파워(power)는 100~200W 정도로 한다.In addition, the surface of the nitrided charge storage electrode is treated in a plasma state using a gas containing oxygen such as N 2 O and O 2 to form a thin oxynitride layer (SiOxNy). At this time, the power (power) for generating the plasma is about 100 ~ 200W.

그리고, 상기 질화된 전하저장전극은 150~450℃ 정도의 기판온도, 1mTorr~9Torr 정도의 압력의 조건을 갖는다.The nitrided charge storage electrode has a substrate temperature of about 150 to 450 ° C. and a pressure of about 1 mTorr to 9 Torr.

한편, 상기 플라즈마 여기가스에 의해 질화된 전하저장전극(15)의 표면을 산화시키는 대신 O2또는 H2O 증기를 이용한 건식 또는 습식 산화에 의하여 상기 질화된 전하저장전극(15)의 표면을 산화시킬 수 있다. 그러나, 상기와 같은 산화방법은 700℃ 이상의 고온에서의 공정을 요구하기 때문에 질화막 자체의 산화저항성이 파괴되어 상기 질화막 하부의 도프드 다결정실리콘(13)까지 산화되어 캐패시터의 유효 산화막 두께가 증가되는 문제점이 있다.On the other hand, instead of oxidizing the surface of the charge storage electrode 15 nitrided by the plasma excitation gas, the surface of the nitrided charge storage electrode 15 is oxidized by dry or wet oxidation using O 2 or H 2 O steam. You can. However, such an oxidation method requires a process at a high temperature of 700 ° C. or higher, so that the oxidation resistance of the nitride film itself is destroyed and oxidized to the doped polycrystalline silicon 13 under the nitride film, thereby increasing the effective oxide film thickness of the capacitor. There is this.

또한, 상기 질화화된 전하저장전극(15)을 산화시키는 공정은 상기 질화된 전하저장전극(15)의 표면에 증착하고자 하는 Ta2O5막의 일부를 PECVD방법으로 증착한 다음, 다시 LPCVD방법으로 Ta2O5막의 나머지 부분을 증착하여 산화시키는 방법으로대신할 수 있다.In addition, the process of oxidizing the nitrided charge storage electrode 15 may deposit a portion of the Ta 2 O 5 film to be deposited on the surface of the nitrided charge storage electrode 15 by PECVD, and then again by LPCVD. Alternatively, the remainder of the Ta 2 O 5 film can be deposited and oxidized.

이때, 상기 PECVD방법으로 Ta2O5막은 N2O 또는 O2가스와 Ta(OC2H5)5을 원료로 사용하여 350~450℃ 정도의 온도에서 80~200W의 알.에프.(R.F) 전력을 조건으로 5~50Å 정도의 Ta2O5막을 증착한다.At this time, by using the PECVD method, the Ta 2 O 5 film is formed using N 2 O or O 2 gas and Ta (OC 2 H 5 ) 5 as a raw material. ) Ta 2 O 5 film is deposited on the condition of power of 5 ~ 50Å.

참고로, 상기 RTN 공정을 실시하는 조건에서 온도가 900℃ 이상으로 고온이거나, 처리시간이 길어지면 상기 전하저장전극의 표면위에 질화된 부분이 두꺼워져서 후속 산화공정시 상기 질화된 부분이 충분히 산화되지 않는 경우가 발생하게 된다.For reference, when the temperature is higher than 900 ° C. under the conditions of the RTN process or the processing time is long, the nitrided part becomes thick on the surface of the charge storage electrode so that the nitrided part is not sufficiently oxidized in the subsequent oxidation process. If not, will occur.

아래의 표 1은 RTN 온도에 다른 반도체기판 상의 질화막 두께를 나타낸다.Table 1 below shows the thickness of the nitride film on the semiconductor substrate at different RTN temperatures.

Figure kpo00001
Figure kpo00001

상기와 같이 질화된 전하저장전극 표면을 산질화막으로 변경하여도 Ta2O5막을 사용한 캐패시터의 유효산화막 두께에 미치는 영향은 3Å 이하이지만, 누설전류 특성은 개선가능하다.Even if the surface of the nitrided charge storage electrode is changed to an oxynitride film, the effect on the effective oxide film thickness of the capacitor using the Ta 2 O 5 film is 3 kΩ or less, but the leakage current characteristics can be improved.

즉, 전하저장전극 HF 클리닝 공정 후 RTN처리하면 전하저장전극 표면에 SixNy막이 형성되며, 이 표면을 플라즈마 산화(N2O)처리하므로써 SixNy이 SixOyNz형태로 변형되어 캐패시터의 누설전류를 감소시킨다.That is, when the RTN treatment is performed after the charge storage electrode HF cleaning process, a SixNy film is formed on the surface of the charge storage electrode, and the surface is subjected to plasma oxidation (N 2 O), thereby transforming SixNy into SixOyNz to reduce the leakage current of the capacitor.

그 다음, 상기 산화된 전하저장전극의 상부에 LPCVD방법으로 Ta2O5막(17)을 일정두께 증착한다. 이때, 상기 Ta2O5막(17)은 N2O 또는 O2가스와 Ta(OC2H5)5을 원료로 사용하여 1mTorr~9Torr 정도의 압력 및 350~450℃ 정도 온도에서 증착한다.(도 1)Then, a Ta 2 O 5 film 17 is deposited to a predetermined thickness on the oxidized charge storage electrode by LPCVD. At this time, the Ta 2 O 5 film 17 is deposited using a N 2 O or O 2 gas and Ta (OC 2 H 5 ) 5 as a raw material at a pressure of about 1mTorr ~ 9Torr and a temperature of about 350 ~ 450 ℃. (Figure 1)

그 후, 상기 Ta2O5막 내의 산소결핍 및 탄소를 제거하기 위하여, 상기 Ta2O5막을 N2O 또는 O2가스에 의한 플라즈마 가스로 150~450℃ 정도의 온도에서 처리한다. 여기서, 상기 N2O 또는 O2가스에 의한 플라즈마처리 대신 자외선에 의해서 활성화된 UV-O3가스로 처리하기도 한다.Then, to remove oxygen and carbon deficiency in the Ta 2 O 5 film, is processed by the Ta 2 O 5 N 2 O or O film temperature of 150 ~ 450 ℃ to the plasma gas degree by the second gas. Here, instead of the plasma treatment by the N 2 O or O 2 gas may be treated with UV-O 3 gas activated by ultraviolet light.

그리고, 상기 Ta2O5막을 다결정화시키기 위하여 700~820℃ 정도 온도의 N2O 또는 O2분위기에서 열처리 한다.In order to polycrystallize the Ta 2 O 5 film, heat treatment is performed in an N 2 O or O 2 atmosphere at a temperature of about 700 to 820 ° C.

그리고, 후속공정으로 전체표면에 TiN을 증착한 후, 도프드 다결정실리콘을 증착하여 플레이트 전극을 형성한다.Subsequently, TiN is deposited on the entire surface in a subsequent process, and then doped polycrystalline silicon is deposited to form a plate electrode.

그 다음, 상기 플레이트 전극을 패터닝하여 캐패시터 형성공정을 완료한다.The plate electrode is then patterned to complete the capacitor formation process.

참고로, 도 2는 실린더 구조의 전하저장전극 상에서 유효산화막 두께가 30Å인 Ta2O5캐패시터에 있어서, Ta2O5증착을 PECVD방법으로만 한 경우, PECVD 공정 후 LPCVD로 차례로 증착한 경우, LPCVD 후 PECVD방법으로 차례로 증착하여 Ta2O5막을 형성한 각각 경우에 대한 누설전류 특성이다.For reference, FIG. 2 is a Ta 2 O 5 capacitor having an effective oxide film thickness of 30 μs on a cylinder-shaped charge storage electrode. When Ta 2 O 5 deposition is performed only by PECVD, after the PECVD process is sequentially deposited by LPCVD, Leakage current characteristics for each case of Ta 2 O 5 film formation by successive deposition by LPCVD after LPCVD.

앞에서 언급했듯이 PECVD방법으로만 Ta2O5을 증착한 경우의 누설전류값이 가장 높고, PE/LPCVD방법을 차례로 사용하여 Ta2O5박막을 형성한 경우의 누설전류값이 가장 낮다. 여기서, 상기 PECVD방법으로만 Ta2O5을 증착한 경우에는 상기 PECVD Ta2O5의 단차피복성이 불량하기 때문에 누설전류 값이 가장 높다.As mentioned above, the leakage current value is highest when Ta 2 O 5 is deposited only by PECVD method, and the leakage current value is lowest when Ta 2 O 5 thin film is formed by using PE / LPCVD method. Here, when Ta 2 O 5 is deposited only by the PECVD method, the leakage current value is the highest because the step coverage of the PECVD Ta 2 O 5 is poor.

이상에서 설명한 바와 같이 본 발명에 따른 반도체소자의 캐패시터 형성방법은, 고유전율을 갖는 Ta2O5막을 유전체막으로 사용하는 캐패시터에서 PECVD방법으로 증착된 Ta2O5막의 불량한 단차피복성을 개선하기 위해서, 단차피복성이 우수한 LPCVD방법으로 Ta2O5막을 증착하는데, 상기 LPCVD방법으로 증착한 Ta2O5막 증착하기 전에 하부의 전하저장전극의 표면을 특수처리함으로써 캐패시터의 전기적 특성을 개선하여 누설전류가 발생하는 것을 방지하고 그에 따른 반도체소자의 특성 및 신뢰성을 향상시키는 이점이 있다.As described above, the method for forming a capacitor of a semiconductor device according to the present invention improves poor step coverage of a Ta 2 O 5 film deposited by PECVD in a capacitor using a Ta 2 O 5 film having a high dielectric constant as a dielectric film. To this end, a Ta 2 O 5 film is deposited by an LPCVD method having excellent step coverage, and the electrical characteristics of the capacitor are improved by specially treating the surface of the lower charge storage electrode before depositing the Ta 2 O 5 film deposited by the LPCVD method. There is an advantage of preventing leakage current from occurring and thereby improving characteristics and reliability of the semiconductor device.

Claims (12)

반도체기판 상부에 도프드 다결정실리콘으로 전하저장전극을 형성하는 공정과, 상기 전하저장전극 전체표면을 질화화하는 공정과, 상기 질화된 전하저장전극의 표면을 산화시키는 공정과, 상기 전하저장전극 표면에 Ta2O5막을 LPCVD방법으로 증착하는 공정과, 상기 Ta2O5막을 플라즈마처리는 공정과, 상기 Ta2O5막을 열처리하는 공정과, 전체표면 상부에 플레이트 전극을 형성하는 공정을 포함하는 반도체소자의 캐패시터 형성방법.Forming a charge storage electrode with doped polycrystalline silicon on a semiconductor substrate, nitriding the entire surface of the charge storage electrode, oxidizing a surface of the nitrided charge storage electrode, and a surface of the charge storage electrode the Ta 2 O 5 film and the step of depositing the LPCVD method, the Ta 2 O 5 film is plasma treatment comprises a step of forming a step of heat-treating the Ta 2 O 5 film and a plate electrode on the entire surface of the upper A method for forming a capacitor of a semiconductor device. 청구항 1에 있어서, 상기 전하저장전극을 질화화공정은 RTN방법으로 하는 것을 특징으로 하는 반도체소자의 캐패시터 형성방법.The method of claim 1, wherein the charge storage electrode is nitrided using an RTN method. 청구항 1 또는 청구항 2에 있어서, 상기 RTN 방법은 800~900℃ 정도의 온도에서 40~100초 동안 실시하는 것을 특징으로 하는 반도체소자의 캐패시터 형성방법.The method of claim 1, wherein the RTN method is performed at a temperature of about 800 ° C. to 900 ° C. for 40 to 100 seconds. 청구항 1에 있어서, 상기 질화된 전하저장전극의 표면은 O2또는 N2O 가스의 여기된 플라즈마 가스를 이용하여 산화시키는 것을 특징으로 하는반도체소자의 캐패시터 형성방법.The method of claim 1, wherein the surface of the nitrided charge storage electrode is oxidized using an excited plasma gas of O 2 or N 2 O gas. 청구항 1 또는 청구항 4에 있어서, 상기 질화된 전하저장전극 표면의 산화공정은 150~450℃ 정도의 온도에서 실시하는 것을 특징으로 하는 반도체소자의 캐패시터 형성방법.The method of claim 1, wherein the oxidation of the surface of the nitrided charge storage electrode is performed at a temperature of about 150 ° C. to about 450 ° C. 6. 청구항 1 또는 청구항 4에 있어서, 상기 질화된 전하저장전극 표면의 산화공정은 O2또는 H2O 증기를 이용하여 건식 또는 습식 산화방식으로 실시하는 반도체소자의 캐패시터 형성방법.The method of claim 1, wherein the oxidation of the surface of the nitrided charge storage electrode is performed by dry or wet oxidation using O 2 or H 2 O vapor. 청구항 1에 있어서, 상기 질화된 전하저장전극 표면의 산화공정은 PECVD방법으로 Ta2O5막의 일부를 증착한 다음, LPCVD방법으로 Ta2O5막의 나머지 부분을 증착하는 공정으로 실시하는 것을 특징으로 하는 반도체소자의 캐패시터 형성방법.The method of claim 1, wherein the oxidation of the surface of the nitrided charge storage electrode is performed by depositing a portion of the Ta 2 O 5 film by PECVD and then depositing the remaining portion of the Ta 2 O 5 film by LPCVD. A method of forming a capacitor of a semiconductor device. 청구항 7에 있어서, 상기 PECVD방법으로 증착된 Ta2O5막은 5~50Å 정도 두께로 하는 것을 특징으로 하는 반도체소자의 캐패시터 형성방법.The method of claim 7, wherein the Ta 2 O 5 film deposited by the PECVD method has a thickness of about 5 to about 50 GPa. 청구항 7 또는 청구항 8에 있어서, 상기 PECVD방법은 N2O 또는 O2가스와 Ta(OC2H5)5을 원료로 사용하여 1mTorr~9Torr 정도의 압력 및 350~450℃ 정도 온도에서 증착하는 것을 특징으로 하는 반도체소자의 캐패시터 형성방법.The method of claim 7 or 8, wherein the PECVD method using a N 2 O or O 2 gas and Ta (OC 2 H 5 ) 5 as a raw material to deposit at a pressure of about 1mTorr ~ 9Torr and a temperature of 350 ~ 450 ℃ A method of forming a capacitor of a semiconductor device, characterized in that. 청구항 1에 있어서, 상기 Ta2O5막의 플라즈마처리 공정은 N2O 또는 O2가스로 150~450℃ 정도의 온도에서 실시하는 것을 특징으로 하는 반도체소자의 캐패시터 형성방법.The method of claim 1, wherein the Ta 2 O 5 film is plasma treated at a temperature of about 150 ° C. to 450 ° C. with N 2 O or O 2 gas. 청구항 1 또는 청구항 10에 있어서, 상기 Ta2O5막의 플라즈마처리 공정은 자외선에 의해서 활성화된 UV-O3가스를 이용하여 처리하는 것을 특징으로 하는 반도체소자의 캐패시터 형성방법.The method of claim 1 or 10, wherein the plasma treatment of the Ta 2 O 5 film is performed using UV-O 3 gas activated by ultraviolet rays. 청구항 1 또는 10에 있어서, 상기 Ta2O5막의 열처리 공정은 700~820℃ 정도 온도의 O2또는 N2O 분위기에서 실시하여 상기 Ta2O5막을 다결정화시키는 것을 특징으로 하는 반도체소자의 캐패시터 형성방법.The method of claim 1 or 10, wherein the Ta 2 O 5 film is heat-treated in the O 2 or N 2 O atmosphere at a temperature of about 700 ~ 820 ℃ to form a capacitor of the semiconductor device, characterized in that the Ta 2 O 5 film polycrystalline Way.
KR1019970024184A 1997-06-11 1997-06-11 Method for manufacturing capacitor of semiconductor device KR100268782B1 (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
KR1019970024184A KR100268782B1 (en) 1997-06-11 1997-06-11 Method for manufacturing capacitor of semiconductor device
DE19825736A DE19825736C2 (en) 1997-06-11 1998-06-09 Method of forming a capacitor of a semiconductor device
GB9812283A GB2326279B (en) 1997-06-11 1998-06-09 Method of forming a capacitor of a semiconductor device
TW087109222A TW396501B (en) 1997-06-11 1998-06-10 Method of forming a capacitor of a semiconductor device
JP17656798A JP3451943B2 (en) 1997-06-11 1998-06-10 Method for forming capacitor of semiconductor device
CN98102096A CN1129171C (en) 1997-06-11 1998-06-11 Method of forming capacitor of semiconductor device
US09/095,696 US5985730A (en) 1997-06-11 1998-06-11 Method of forming a capacitor of a semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019970024184A KR100268782B1 (en) 1997-06-11 1997-06-11 Method for manufacturing capacitor of semiconductor device

Publications (2)

Publication Number Publication Date
KR19990001005A KR19990001005A (en) 1999-01-15
KR100268782B1 true KR100268782B1 (en) 2000-10-16

Family

ID=19509261

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019970024184A KR100268782B1 (en) 1997-06-11 1997-06-11 Method for manufacturing capacitor of semiconductor device

Country Status (1)

Country Link
KR (1) KR100268782B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100504434B1 (en) * 1999-07-02 2005-07-29 주식회사 하이닉스반도체 Method of forming capacitor

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06244364A (en) * 1993-02-17 1994-09-02 Nec Corp Manufacture of semiconductor device
JPH0766369A (en) * 1993-08-26 1995-03-10 Nec Corp Manufacture of semiconductor device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06244364A (en) * 1993-02-17 1994-09-02 Nec Corp Manufacture of semiconductor device
JPH0766369A (en) * 1993-08-26 1995-03-10 Nec Corp Manufacture of semiconductor device

Also Published As

Publication number Publication date
KR19990001005A (en) 1999-01-15

Similar Documents

Publication Publication Date Title
US5985730A (en) Method of forming a capacitor of a semiconductor device
KR0168144B1 (en) Method of fabricating a semiconductor device
KR0173331B1 (en) Semiconductor device fabricating method
JP4111427B2 (en) Capacitor manufacturing method for semiconductor device
KR100282413B1 (en) Thin film formation method using nitrous oxide gas
KR100417855B1 (en) capacitor of semiconductor device and method for fabricating the same
KR100505397B1 (en) Method for fabricating capacitor of semiconductor device
KR100415516B1 (en) Method of manufacturing a capacitor in a semiconductor device
KR100414948B1 (en) Method of forming a capacitor in a semiconductor device
KR100268782B1 (en) Method for manufacturing capacitor of semiconductor device
KR100326269B1 (en) A method for fabricating high dielectric capacitor in semiconductor device
US6635524B2 (en) Method for fabricating capacitor of semiconductor memory device
KR100308501B1 (en) Method for forming capacitor of semiconductor device
KR100379528B1 (en) Capacitor and method for fabricating the same
KR100235973B1 (en) Manufacturing method of capacitor in the semiconductor device
KR100231604B1 (en) Manufacturing method of capacitor of semiconductor device
KR100395903B1 (en) Method for forming the capacitor line bottom plug of semiconductor device
KR100253587B1 (en) Method for manufacturing capacitor of semiconductor device
KR100311178B1 (en) A method of fabricating a capacitor
KR100875648B1 (en) Capacitor Manufacturing Method of Semiconductor Device
KR20010113320A (en) Method of manufacturing a capacitor in a semiconductor device
KR20040061278A (en) Method for fabricating capacitor of semiconductor device
KR100309127B1 (en) Method of manufacturing a capacitor in a semiconductor device
KR20020018355A (en) Method of fabricating a capacitor in a semiconductor device
KR20000042480A (en) Method for fabricating capacitor of semiconductor device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20130624

Year of fee payment: 14

FPAY Annual fee payment

Payment date: 20140623

Year of fee payment: 15

LAPS Lapse due to unpaid annual fee