KR100252925B1 - Method of manufacturing flash eeprom in semiconductor device - Google Patents
Method of manufacturing flash eeprom in semiconductor device Download PDFInfo
- Publication number
- KR100252925B1 KR100252925B1 KR1019920018804A KR920018804A KR100252925B1 KR 100252925 B1 KR100252925 B1 KR 100252925B1 KR 1019920018804 A KR1019920018804 A KR 1019920018804A KR 920018804 A KR920018804 A KR 920018804A KR 100252925 B1 KR100252925 B1 KR 100252925B1
- Authority
- KR
- South Korea
- Prior art keywords
- polysilicon layer
- layer
- semiconductor device
- gate insulating
- flash eeprom
- Prior art date
Links
Landscapes
- Non-Volatile Memory (AREA)
Abstract
Description
제1도는 본발명의 플래쉬 이피롬 제조를 설명하기위한 공정 단면도.1 is a cross-sectional view for explaining the production of a flash pyrom of the present invention.
〈도면의 주요부분에 대한 부호의 설명〉<Explanation of symbols for main parts of drawing>
1 : 기판 2 : 산화막1 substrate 2 oxide film
3 : 제1 폴리 실리콘층 4 : 게이트 절연막3: first polysilicon layer 4: gate insulating film
5 : 제2 폴리 실리콘층 6 : ONO막5: second polysilicon layer 6: ONO film
7 : 제3 폴리 실리콘층 8 : 소오스/드레인7: third polysilicon layer 8: source / drain
본발명은 반도체장치의 플래쉬 이피롬(Flash EPROM)에 관한 것으로, 특히 대 용량 및 고 밀도(High Density)를 갖는 플래쉬 이피롬을 실현 하기에 적당하도록 한 반도체장치의 플래쉬 이피롬 제조 방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a flash EPROM of a semiconductor device, and more particularly, to a method for manufacturing a flash pyrom of a semiconductor device, which is suitable for realizing a flash pyrom having high capacity and high density. .
일반적으로, 이피롬이란 메모리 안에 있는 내용을 지울 수 있고 다시 프로그램을 입력할 수 있는 롬의 일종으로써 지울 때에는 자외선을 쪼여서 지우며 프로그램을 입력할 때에는 롬 라이터(ROM writer)를 사용한다.In general, Epirom is a type of ROM that can erase contents in memory and input a program again. When erasing, it uses a UV writer to erase a program and uses a ROM writer to input a program.
사용 용도로는 시스템 프로그램을 개발하는데, 빠른 회수 시간이 중요한 고성능 마이크로컴퓨터 시스템에 적합하다.Its use is to develop a system program, which is suitable for high performance microcomputer systems where fast payback times are critical.
그러나, 종래의 이피롬은 다음과 같은 결점이 있다.However, the conventional pyromium has the following drawbacks.
첫째, SOI(Silicon On Insulator)구조를 갖으므로 원가가 상승한다.First, the cost rises as it has a silicon on insulator (SOI) structure.
둘째, 게이트 절연막 및 아이솔레이션(Isolation)이 각각 이루어지므로 제조 공정이 복잡해진다.Second, since the gate insulating film and the isolation are respectively formed, the manufacturing process is complicated.
셋째, 아이솔레이션이 차지하는 면적이 크므로 고 밀도의 이피롬을 형성할 수 없다.Third, because of the large area occupied by the isolation, it is not possible to form a high-density epirome.
본발명은 이와같은 종래의 결점을 감안하여 안출한 것으로, 아이솔레이션이 차지하는 면적을 최소화시켜 대 용량 및 고 밀도를 갖는 플래쉬 이피롬을 실현할 수 있는 반도체장치의 플래쉬 이피롬 제조 방법을 제공 하는데 그 목적이 있다.The present invention has been devised in view of the above-mentioned drawbacks, and aims to provide a method for manufacturing a flash epipyrome of a semiconductor device capable of minimizing the area occupied by the isolation to realize a flash pyrom having a high capacity and a high density. have.
이하에서 이와같은 목적을 달성하기 위한 본발명의 실시예를 첨부된 도면에 의하여 상세히 설명하면 다음과 같다.Hereinafter, an embodiment of the present invention for achieving this purpose will be described in detail by the accompanying drawings.
제1도는 본발명의 공정 단면도로, 제1도(a)와 같이 기판(P형 실리콘)(1)위에 산화막(2)을 형성하고, (b)와 같이 산화막(2)위 각 소자간 절연 영역을 제외한 표면에 제1 폴리 실리콘층(n+형 또는 p+형 폴리 실리콘)(3)을 패터닝(Patterning) 한 후 (c)와같이 전 표면에 게이트 절연막(열 산화막(Rapid Thermal Oxidation))(4), 제2 폴리 실리콘층(n-형 폴리 실리콘)(5), ONO막(산화막, 질화막, 산화막이 차례로 형성된 막)(6), 제3 폴리 실리콘층(7)을 차례로 형성한다.FIG. 1 is a cross-sectional view of the process of the present invention, in which an oxide film 2 is formed on a substrate (P-type silicon) 1 as shown in FIG. 1 (a), and as shown in FIG. After patterning the first polysilicon layer (n + type or p + type polysilicon) 3 on the surface except the region, the gate insulating film (Rapid Thermal Oxidation) on the entire surface as shown in (c). (4), a second polysilicon layer (n - type polysilicon) 5, an ONO film (film formed with an oxide film, a nitride film, and an oxide film) 6, and a third polysilicon layer 7 are formed in this order.
다음, (d)와 같이 각소자의 채널 영역을 제외한 제1 폴리 실리콘층(3) 위쪽의 상기 게이트 절연막(4), 제2 폴리 실리콘층(5), ONO막(6), 제3 폴리 실리콘층(7)을 제거하고, 소오스/드레인 영역에 n+이온을 주입하여 (e)와같이 소오스/드레인(8)을 형성 하므로써 게이트, 활성층, 그리고 소오스/드레인(8)으로 이루어지는 박막트랜지스터(TFT)를 구현한다.Next, as shown in (d), the gate insulating film 4, the second polysilicon layer 5, the ONO film 6, and the third polysilicon above the first polysilicon layer 3 except for the channel region of each device. By removing the layer 7 and implanting n + ions into the source / drain regions to form the source / drain 8 as shown in (e), a thin film transistor (TFT) comprising a gate, an active layer, and a source / drain 8 is formed. ).
이상에서 설명한 바와같이 본발명은 다음과 같은 효과가 있다.As described above, the present invention has the following effects.
첫째, SOI구조를 갖으나 이며 만들어진 SIMOX등과 같은 SOI 웨이퍼(Wafer)가 필요하지 않으므로 원가가 절감된다.First, it has an SOI structure and costs are reduced because SOI wafers such as SIMOX are not needed.
둘째, 게이트 절연막(4) 형성시 아이솔레이션이 동시에 이루어지므로 제조공정이 간단해 진다.Second, since isolation is simultaneously performed when the gate insulating film 4 is formed, the manufacturing process is simplified.
셋째, 아이솔레이션 면적이 매우 작아 고 밀도의 이피롬을 실현할 수 있다.Third, the isolation area is very small, and high density pyrom can be realized.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019920018804A KR100252925B1 (en) | 1992-10-13 | 1992-10-13 | Method of manufacturing flash eeprom in semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019920018804A KR100252925B1 (en) | 1992-10-13 | 1992-10-13 | Method of manufacturing flash eeprom in semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
KR100252925B1 true KR100252925B1 (en) | 2000-04-15 |
Family
ID=19341082
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019920018804A KR100252925B1 (en) | 1992-10-13 | 1992-10-13 | Method of manufacturing flash eeprom in semiconductor device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100252925B1 (en) |
-
1992
- 1992-10-13 KR KR1019920018804A patent/KR100252925B1/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4804637A (en) | EEPROM memory cell and driving circuitry | |
US6177311B1 (en) | Method for making a floating gate memory with improved interpoly dielectric | |
US5284785A (en) | Diffusionless source/drain conductor electrically-erasable, electrically-programmable read-only memory and methods for making and using the same | |
KR960026895A (en) | Ipyrom cell and preparation method thereof | |
US6359303B1 (en) | Split gate flash memory with virtual ground array structure and method of fabricating the same | |
KR960036093A (en) | Flash Y pyrom cell and manufacturing method thereof | |
US5385856A (en) | Manufacture of the fieldless split-gate EPROM/Flash EPROM | |
US20010019506A1 (en) | Memory cell with self-aligned floating gate and separate select gate, and fabrication process | |
US4503524A (en) | Electrically erasable dual-injector floating gate programmable memory device | |
US4713142A (en) | Method for fabricating EPROM array | |
US4135289A (en) | Method for producing a buried junction memory device | |
US6025229A (en) | Method of fabricating split-gate source side injection flash memory array | |
US6008087A (en) | Method to form high density NAND structure nonvolatile memories | |
US5245212A (en) | Self-aligned field-plate isolation between active elements | |
KR900010795A (en) | Semiconductor nonvolatile memory and manufacturing method | |
KR100252925B1 (en) | Method of manufacturing flash eeprom in semiconductor device | |
JPS5982770A (en) | Semiconductor memory | |
KR100247225B1 (en) | Fabrication method of non-volatile memory device | |
JP3019451B2 (en) | Thin film memory cell and method of manufacturing thin film memory cell | |
KR0147649B1 (en) | Method of fabricating a non-volatile memory device | |
KR960006051A (en) | Flash Y pyrom cell and manufacturing method thereof | |
JPH08250725A (en) | Semiconductor device | |
KR0121184B1 (en) | Method of manufacturing the mos device | |
KR100209935B1 (en) | Manufacture of semiconductor device | |
JPH0722524A (en) | Nonvolatile semiconductor storage device and fabrication thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20091222 Year of fee payment: 11 |
|
LAPS | Lapse due to unpaid annual fee |