KR100241518B1 - Method of manufacturing field oxide film in semiconductor device - Google Patents
Method of manufacturing field oxide film in semiconductor device Download PDFInfo
- Publication number
- KR100241518B1 KR100241518B1 KR1019930026655A KR930026655A KR100241518B1 KR 100241518 B1 KR100241518 B1 KR 100241518B1 KR 1019930026655 A KR1019930026655 A KR 1019930026655A KR 930026655 A KR930026655 A KR 930026655A KR 100241518 B1 KR100241518 B1 KR 100241518B1
- Authority
- KR
- South Korea
- Prior art keywords
- oxide film
- polysilicon
- field oxide
- semiconductor device
- field
- Prior art date
Links
Landscapes
- Local Oxidation Of Silicon (AREA)
- Element Separation (AREA)
Abstract
본 발명은 반도체 장치의 필드 산화막을 제조하는 방법에 관한 것으로, 특히 반도체 장치의 소자분리기술중 PBL(Poly Buffered LOCOS)기술에서 주상(Columnar) 형태의 결정립(Grain)을 갖는 폴리실리콘을 산화공정에 의해 입계(Grain Boundary) 부분을 산화시킨 후, 이 산화막을 마스크로 하여 실리콘 기판을 다수의 미세홈을 갖도록하여 필드 산화막 형성공정으로 필드 산화막을 형성하므로써, 가장자리에 발생되는 버즈 비크(Bird′s Beak)를 제어할 수 있고 실리콘 기판 내부에 필드 산화막 부피를 크게 증가시키므로써, 펀치스루전압(Punchthrough Voltage)등의 전기적 특성을 개선할 수 있는 반도체 장치의 필드 산화막을 제조하는 방법에 관해 기술된다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of manufacturing a field oxide film of a semiconductor device. In particular, polysilicon having columnar grains in a poly buffered LOCOS (PBL) technology in a device isolation technology of a semiconductor device is used in an oxidation process. After oxidizing the grain boundary by using the oxide film as a mask, the silicon substrate has a plurality of fine grooves, and a field oxide film is formed in the field oxide film forming process, thereby producing a bird's beak at the edge. ) And a method of manufacturing a field oxide film of a semiconductor device capable of improving electrical characteristics such as punchthrough voltage by increasing the volume of the field oxide film inside the silicon substrate.
Description
제1(a)도 내지 제1(g)도는 본 발명에 의한 반도체 장치의 필드 산화막을 제조하는 단계를 도시한 단면도.1 (a) to 1 (g) are cross-sectional views showing steps of manufacturing a field oxide film of a semiconductor device according to the present invention.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
1 : 실리콘 기판 2 : 패드 산화막1 silicon substrate 2 pad oxide film
3 : 폴리실리콘 3A : 결정립3: polysilicon 3A: grain
3B : 입계 4 : 질화막3B: grain boundary 4: nitride film
5 : 포토레지스트 6 : 산화막5: photoresist 6: oxide film
6A : 잔여 산화막 7 : 미세홈6A: residual oxide film 7: microgroove
8 : 필드 산화막8: field oxide film
본 발명은 반도체 장치의 필드 산화막을 제조하는 방법에 관한 것으로, 특히 반도체 장치의 소자분리기술중 PBL(Poly Buffered LOCOS)기술에서 주상(Columnar) 형태의 결정립(Grain)을 갖는 폴리실리콘을 산화공정에 의해 입계(Grain Boundary) 부분을 산화시킨 후, 이 산화막을 마스크로 하여 실리콘 기판을 다수의 미세홈을 갖도록하여 필드 산화막 형성공정으로 필드 산화막을 형성하므로써, 가장자리에 발생되는 버즈 비크(Bird′s Beak)를 제어할 수 있고 펀치스루전압(Punchthrough Voltage)등의 전기적 특성을 개선할 수 있는 반도체 장치의 필드 산화막을 제조하는 방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of manufacturing a field oxide film of a semiconductor device. In particular, polysilicon having columnar grains in a poly buffered LOCOS (PBL) technology in a device isolation technology of a semiconductor device is used in an oxidation process. After oxidizing the grain boundary by using the oxide film as a mask, the silicon substrate has a plurality of fine grooves, and a field oxide film is formed in the field oxide film forming process, thereby producing a bird's beak at the edge. The present invention relates to a method for manufacturing a field oxide film of a semiconductor device capable of controlling the electrical conductivity and improving electrical characteristics such as a punchthrough voltage.
종래의 소자분리기술로 이용되고 있는 PBL 기술은 어느정도 까지는 버즈 비크를 제어할 수 있지만, 반도체 장치가 0.5㎛ 이하로 소형화되면서 실리콘 기판 밑으로 들어가는 필드 산화막의 깊이가 부족하여 펀치스루전압 등의 문제가 발생한다.PBL technology, which is used as a conventional device isolation technology, can control the buzz beak to a certain extent, but there is a problem such as punch-through voltage due to the insufficient depth of the field oxide film entering the silicon substrate as the semiconductor device becomes smaller than 0.5 µm. Occurs.
따라서, 본 발명은 버즈 비크의 발생을 최소화하면서, 실리콘 기판 내부 깊숙히 필드 산화막을 형성시켜 필드 산화막의 부피를 증가시키므로 펀치스루전압등과 같은 전기적 특성을 개선하고, 또한 소자분리기능을 향상시킬 수 있는 필드 산화막을 제조하는 방법을 제공함에 그 목적이 있다.Accordingly, the present invention minimizes the occurrence of the buzz beak, and increases the volume of the field oxide film by deeply forming the field oxide film inside the silicon substrate, thereby improving electrical characteristics such as punch-through voltage and the like, and also improving device isolation function. Its purpose is to provide a method for producing a field oxide film.
이하, 본 발명을 첨부된 도면을 참조하여 상세히 설명하기로 한다.Hereinafter, the present invention will be described in detail with reference to the accompanying drawings.
제1(a)도 내지 제1(g)도는 본 발명에 의한 반도체 장치의 필드 산화막을 제조하는 단계를 도시한 단면도로서, 제1(a)도는 실리콘 기판(1)을 산화시켜 패드 산화막(2)을 50~100Å 정도로 얇게 형성한 후, 그 상부에 폴리실리콘(3)을 500~1000Å, 질화막(4)을 1500~2000Å 정도로 각각 증착하고, 상기 질화막(4) 상부에 포토레지스트(5)를 도포한 후 필드 산화막 마스크를 사용하여 상기 포토레지스트(5)를 패턴화한 상태를 도시한 것이다.1 (a) to 1 (g) are cross-sectional views showing a step of manufacturing a field oxide film of a semiconductor device according to the present invention, and FIG. 1 (a) shows a pad oxide film 2 by oxidizing a silicon substrate 1. ) To form a thin layer of about 50 to 100 kPa, and then depositing polysilicon 3 on the upper portion of the film, 500 to 1000 kPa and nitride film 4 on the order of 1500 to 2000 kPa, respectively, and photoresist 5 on the nitride film 4 The state which patterned the said photoresist 5 using the field oxide film mask after apply | coating is shown.
상기 폴리실리콘(3)은 그 구조가 주상구조인데, 주상형태의 결정립(3A)과 입계(3B)를 가진다.The polysilicon 3 has a columnar structure, and has a columnar crystal grains 3A and grain boundaries 3B.
제1(b)도는 상기 패턴화된 포토레지스트(5)를 이용한 식각 공정으로 질화막(4)의 노출부분을 건식시각하여 하부의 폴리실리콘(3) 표면을 노출시킨 상태를 도시한 것이다.FIG. 1 (b) shows a state where the exposed portion of the nitride film 4 is dry-viewed by the etching process using the patterned photoresist 5 to expose the surface of the lower polysilicon 3.
제1(c)도는 상기 패턴화된 포토레지스트(5)를 제거한 후, 노출된 폴리실리콘(3) 표면을 산화시켜 폴리실리콘(3) 표면의 일부가 산화막(6)으로 된 상태를 도시한 것이다.FIG. 1 (c) shows a state in which a part of the surface of the polysilicon 3 becomes an oxide film 6 by removing the patterned photoresist 5 and then oxidizing the exposed surface of the polysilicon 3. .
상기 폴리실리콘(3)을 산화시킬 때 폴리실리콘(3)의 입계(3B)부분이 결정립(3A) 부분보다 산화속도가 빠르므로 입계(3B) 부분이 더 많이 산화된다.When the polysilicon 3 is oxidized, the grain boundary 3B portion of the polysilicon 3 has a higher oxidation rate than the grain 3A portion, so that the grain boundary 3B portion is more oxidized.
제1(d)도는 상기 산화막(6)의 표면을 습식식각방법으로 식각하여 결정립(3A)의 표면은 노출되게하고 입계(3B) 부위에만 잔여 산화막(6A)을 남긴 상태를 도시한 것이다.FIG. 1 (d) shows a state in which the surface of the oxide film 6 is etched by a wet etching method to expose the surface of the crystal grains 3A and leave the remaining oxide film 6A only at the grain boundary 3B.
제1(e)도는 상기 잔여 산화막(6A)을 식각마스크로 한 건식식각방법으로 폴리실리콘(3), 패드 산화막(2) 및 실리콘 기판(1)을 소정깊이까지 식각하여 실리콘 기판(1)에 다수의 미세홈(7)을 형성한 상태를 도시한 것이다.FIG. 1 (e) shows the silicon substrate 1 by etching the polysilicon 3, the pad oxide film 2 and the silicon substrate 1 to a predetermined depth by a dry etching method using the residual oxide film 6A as an etching mask. It shows a state in which a plurality of fine grooves 7 are formed.
상기 건식식각시 패드 산화막(2)은 충분히 얇기 때문에 식각 마스크인 잔여 산화막(6A)의 손실은 극히 적으며, 상기 미세홈(7)의 깊이는 500~1000Å 정도이다.Since the pad oxide film 2 is sufficiently thin during the dry etching, the loss of the remaining oxide film 6A, which is an etching mask, is extremely small, and the depth of the microgroove 7 is about 500 to 1000 Å.
제1(f)도는 상기 제1(e)도의 상태하에서 필드 산화공정을 실시하여 필드 산화막(8)을 형성한 상태를 도시한 것이다.FIG. 1 (f) shows a state in which the field oxide film 8 is formed by performing a field oxidation process under the state shown in FIG. 1 (e).
제1(g)도는 습식식각으로 질화막(4)을, 건식식각으로 폴리실리콘(3)을, 다시 습식식각으로 패드 산화막(2)을 차례로 완전히 제거하여 필드 산화막(8)을 완성한 상태를 도시한 것이다.FIG. 1 (g) shows a state in which the field oxide film 8 is completed by completely removing the nitride film 4 by wet etching, the polysilicon 3 by dry etching, and then again removing the pad oxide film 2 by wet etching. will be.
상술한 바에 의거한 본 발명의 필드 산화막은 실리콘 기판 내부 깊숙히 형성되어 그 부피가 크기 때문에 전기적으로 안정되고 버즈비크가 극히 작은 필드 산화막을 제조할 수 있어, 고집적 반도체 장치를 제조하는데 용이하게 적용할 수 있다.Since the field oxide film of the present invention based on the above is formed deep inside the silicon substrate and its volume is large, it is possible to manufacture a field oxide film that is electrically stable and extremely small in Buzzbee, and thus can be easily applied to manufacture a highly integrated semiconductor device. have.
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930026655A KR100241518B1 (en) | 1993-12-07 | 1993-12-07 | Method of manufacturing field oxide film in semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930026655A KR100241518B1 (en) | 1993-12-07 | 1993-12-07 | Method of manufacturing field oxide film in semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950021351A KR950021351A (en) | 1995-07-26 |
KR100241518B1 true KR100241518B1 (en) | 2000-03-02 |
Family
ID=66826653
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019930026655A KR100241518B1 (en) | 1993-12-07 | 1993-12-07 | Method of manufacturing field oxide film in semiconductor device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100241518B1 (en) |
-
1993
- 1993-12-07 KR KR1019930026655A patent/KR100241518B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR950021351A (en) | 1995-07-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4295924A (en) | Method for providing self-aligned conductor in a V-groove device | |
KR100187678B1 (en) | Method of forming an element isolation film in a semiconductor device | |
US5567645A (en) | Device isolation method in integrated circuits | |
KR0168196B1 (en) | Method for forming isolation region on a semiconductor device | |
KR100241518B1 (en) | Method of manufacturing field oxide film in semiconductor device | |
US6265286B1 (en) | Planarization of LOCOS through recessed reoxidation techniques | |
US6156612A (en) | Methods of forming field oxide and active area regions on a semiconductive substrate | |
KR20000042870A (en) | Forming method of trench of semiconductor device | |
KR100203894B1 (en) | Method of forming an element isolation film in a semiconductor device | |
KR100190070B1 (en) | Method and device for isolating semiconductor device | |
KR0176198B1 (en) | Method for forming isolation film semiconductor device | |
KR0180782B1 (en) | Method for isolating semiconductor device | |
KR100241515B1 (en) | Method for manufacturing field oxide film of semiconductor device | |
JP3005557B1 (en) | Method for manufacturing semiconductor device | |
KR100240271B1 (en) | Manufacturing method of semiconductor device | |
KR20000013286A (en) | Isolation method of a semiconductor device | |
KR930010985B1 (en) | Ic isolation method using multi-local polyoxide | |
KR100364124B1 (en) | Method for manufacturing isolation layer in semiconductor device | |
KR100297098B1 (en) | Method for forming field oxide layer of semiconductor device | |
KR940003222B1 (en) | Prevention method for isolation birds beak by using mlr-structure | |
KR19990041771A (en) | Locos Type Device Separator Formation Method | |
KR0146526B1 (en) | Method of forming insulating film for semiconductor device | |
KR940008320B1 (en) | Manufacturing method of semiconductor device | |
KR100209226B1 (en) | Semiconductor device for cell isolation | |
KR940010323B1 (en) | Manufacturing method of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20091028 Year of fee payment: 11 |
|
LAPS | Lapse due to unpaid annual fee |