KR0122338Y1 - Luminance compensation circuits - Google Patents
Luminance compensation circuits Download PDFInfo
- Publication number
- KR0122338Y1 KR0122338Y1 KR92027368U KR920027368U KR0122338Y1 KR 0122338 Y1 KR0122338 Y1 KR 0122338Y1 KR 92027368 U KR92027368 U KR 92027368U KR 920027368 U KR920027368 U KR 920027368U KR 0122338 Y1 KR0122338 Y1 KR 0122338Y1
- Authority
- KR
- South Korea
- Prior art keywords
- voltage
- frequency
- resolution
- luminance
- amplifier
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
- G09G5/006—Details of the interface to the display terminal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
- H04N7/0117—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal
- H04N7/0122—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal the input and the output signals having different aspect ratios
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/06—Adjustment of display parameters
- G09G2320/066—Adjustment of display parameters for control of contrast
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2340/00—Aspects of display data processing
- G09G2340/04—Changes in size, position or resolution of an image
- G09G2340/0407—Resolution change, inclusive of the use of different resolutions for different screen areas
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Graphics (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Details Of Television Scanning (AREA)
Abstract
본 고안은 모니터의 해상도 변환에 따른 휘도보정회로에 관한 것으로, 종래 비디오신호 출력회로는 해상도가 올라갈수록 휘도가 증대하므로 동일화면사이즈에서 모드절환시 주파수 변환에 따른 해상도 차이에 의하여 휘도차이가 발생하는 문제점이 있었다.The present invention relates to a luminance correction circuit according to a resolution conversion of a monitor. In the conventional video signal output circuit, since the luminance increases as the resolution increases, the luminance difference occurs due to the resolution difference due to the frequency conversion during mode switching in the same screen size. There was a problem.
본 고안은 이러한 문제점을 해결하기 위하여 모드가 바뀔때마다 수평주파수를 고려하여 낮은 전압은 높은 전압으로, 높은 전압은 낮은 전압으로 출력전압을 반전시켜 비디오 증폭단으로 공급함으로써 휘도 변화를 제어토록 하는 것이다.In order to solve this problem, the present invention is to control the brightness change by supplying the video voltage to the video amplifier stage by inverting the output voltage to the high voltage and the low voltage to the high voltage in consideration of the horizontal frequency whenever the mode is changed.
Description
제1도는 종래 비디오신호 출력회로 구성도.1 is a block diagram of a conventional video signal output circuit.
제2도는 본 고안 모니터의 해상도 변화에 따른 휘도보정회로 구성도.2 is a configuration diagram of the luminance correction circuit according to the change of the resolution of the present invention monitor.
제3도의 (a)는 제2도에 따른 주파수/전압변환기(5)의 출력파형도.(A) of FIG. 3 is an output waveform diagram of the frequency / voltage converter 5 according to FIG.
(b)는 제2도에 따른 반전부(6)의 출력파형도.(b) is an output waveform diagram of the inverting section 6 according to FIG.
*도면의 주요 부분에 대한 부호의 설명* Explanation of symbols for the main parts of the drawings
1:제1증폭부 2:전압설정부1: first amplifier 2: voltage setting section
3:제2증폭부 4:브라운관3: second amplifier 4: brown tube
5:주파수/전압변환기 6:반전부5: frequency / voltage converter 6: inverting part
7:스위칭부7: switching unit
본 고안은 모니터의 모드절환시 휘도보정에 관한 것으로, 특히 모드절환시 주파수 변환에 따라 전압을 변화시켜 해상도 차이에 따른 휘도변화의 차이를 줄이도록 한 모니터의 해상도 변환에 따른 휘도보정회로에 관한 것이다.The present invention relates to luminance compensation when changing the mode of the monitor, and more particularly to a luminance correction circuit according to the resolution conversion of the monitor to reduce the difference in the luminance change according to the resolution difference by changing the voltage according to the frequency conversion during mode switching. .
제1도는 종래 비디오신호 출력회로 구성도로서, 이에 도시된 바와같이 비디오신호를 증폭하는 제1증폭부(1)와, 베이스전압을 설정하는 전압설정부(2)와, 상기 전압설정부(2)의 출력신호에 따라 상기 제1증폭부(1)의 출력신호를 증폭하여 브라운관(4)으로 인가하는 제2증폭부(3)로 구성한다.1 is a block diagram of a conventional video signal output circuit. As shown in FIG. 1, a first amplifier 1 for amplifying a video signal, a voltage setting unit 2 for setting a base voltage, and the voltage setting unit 2 are shown in FIG. And a second amplifying part 3 which amplifies the output signal of the first amplifying part 1 and applies it to the CRT.
이와같이 구성한 종래 비디오 출력회로는 비디오신호가 제1증폭부(1)의 트랜지스터(Q2)로 인가되면, 상기 트랜지스터(Q2)는 이를 증폭하여 제2증폭부(3)의 트랜지스터(Q1)의 에미터로 인가한다.A conventional video output circuit Thus configured, the video signal of the first is applied to the transistor (Q 2) of the amplifier unit (1), the transistor (Q 1) of said transistor a second amplifier (Q 2) amplifies this part (3) Is applied as an emitter of.
이때, 전압설정부(2)의 전원전압(VBB)은 저항(R5)(R6)에 의해 분압되어 상기 트랜지스터(Q1)의 베이스로 인가되는데 이때 베이스로 공급되는 전압은 제너다이오드(ZD1)에 의해 공급되어진다.At this time, the power supply voltage V BB of the voltage setting unit 2 is divided by the resistors R 5 and R 6 and applied to the base of the transistor Q 1 , wherein the voltage supplied to the base is a zener diode ( ZD 1 ).
이에따라 상기 트랜지스터(Q1)는 상기 전압설정부(2)에서 출력되는 전압에 의해 상기 제1증폭부(1)의 출력신호를 증폭하여 브라운관(4)으로 공급한다.Accordingly, the transistor Q 1 amplifies the output signal of the first amplifier 1 by the voltage output from the voltage setting unit 2 and supplies it to the CRT 4.
그러나 해상도는 하기의 테이블도와 같이 수평주파수에 비례하여 해상도가 올라갈수록 휘도도 증가된다.However, the resolution increases as the resolution increases in proportion to the horizontal frequency as shown in the table below.
따라서 종래 비디오신호 출력회로는 동일화면 사이즈(수평사이즈, 수직사이즈)에서 모드절환시 주파수 변화에 따른 해상도 차이에 의해서 휘도차이가 발생하는 문제점이 있었다.Therefore, in the conventional video signal output circuit, there is a problem in that the luminance difference occurs due to the resolution difference according to the frequency change in the mode switching in the same screen size (horizontal size, vertical size).
본 고안은 이러한 문제점을 해결하기 위하여 모드가 절환될시 수평주파수를 고려하여 주파수 변환에 따라 출력전압을 반전시켜 비디오 증폭단에 공급함으로써 휘도변화를 제어토록 하는 모니터의 해상도 변화에 따른 휘도보정회로를 안출한 것으로, 이를 첨부한 도면을 참조하여 상세히 설명하면 다음과 같다.In order to solve this problem, the present invention devises a luminance correction circuit according to the resolution change of the monitor to control the luminance change by inverting the output voltage according to the frequency conversion when the mode is switched and considering the horizontal frequency. If it is described in detail with reference to the accompanying drawings as follows.
제2도는 본 고안 모니터의 해상도 변화에 따른 휘도보정회로 구성도로서, 이에 도시한 바와같이 비디오신호를 증폭하는 제1증폭부(1)와, 수평싱크신호의 주파수를 전압으로 변환하는 주파수/전압변환기(5)와, 상기 주파수/전압변환기(5)의 출력신호를 반전하는 반전부(6)와, 상기 반전부(6)의 출력신호를 스위칭하는 스위칭부(7)와, 상기 스위칭부(7)의 출력신호에 따라 제1증폭부(1)의 출력신호를 증폭하여 브라운관(4)으로 공급하는 제2증폭부(3)로 구성한다.2 is a configuration diagram of the luminance correction circuit according to the resolution change of the monitor of the present invention. As shown in FIG. 2, the first amplifier 1 amplifies the video signal and the frequency / voltage for converting the frequency of the horizontal sync signal into voltage. Converter 5, an inverting unit 6 for inverting the output signal of the frequency / voltage converter 5, a switching unit 7 for switching the output signal of the inverting unit 6, and the switching unit ( A second amplifier 3 amplifies the output signal of the first amplifier 1 according to the output signal of 7) and supplies it to the CRT 4.
이와같이 구성한 본 고안의 작용효과를 첨부한 도면을 참조하여 상세히 설명하면 다음과 같다.When described in detail with reference to the accompanying drawings the effect of the present invention configured as described above.
비디오신호가 제1증폭부(1)의 트랜지스터(Q)로 인가되면, 상기 트랜지스터(Q)는 비디오신호를 증폭하여 제2증폭부(3)의 트랜지스터(Q)의 에미터로 인가한다.When the video signal is applied to the transistor Q of the first amplifier 1, the transistor Q amplifies the video signal and applies it to the emitter of the transistor Q of the second amplifier 3.
한편, 수평싱크신호는 주파수/전압변환기(5)로 인가되는데, 모드절환에 의해 주파수가 변환될시 전압이 변화한다.On the other hand, the horizontal sink signal is applied to the frequency / voltage converter 5, the voltage changes when the frequency is converted by the mode switching.
즉, 수평싱크신호가 입력되면 상기 주파수/전압변환기(5)는 수평싱크신호의 주파수에 비례해서 제3도의 (a)와 같이 전압을 출력하는데 낮은 주파수에서는 낮은 전압이, 높은 주파수에서는 높은 전압을 출력한다.That is, when a horizontal sync signal is input, the frequency / voltage converter 5 outputs a voltage in proportion to the frequency of the horizontal sync signal as shown in FIG. 3 (a). Output
이와같이 출력된 전압은 반전부(6)에 의해 제3도의 (b)와같이 낮은 주파수는 높은 전압으로, 높은 주파수는 낮은 전압으로 반전시켜 스위칭부(7)의 트랜지스터(Q)로 공급하며, 이 전압에 의해 상기 트랜지스터(Q)가 온/오프되어 저항(R)에 걸린 전압을 제2증폭부(3)의 트랜지스터(Q)의 베이스전압으로 공급한다.The output voltage is inverted by the inverting section 6 as shown in (b) of FIG. 3 and the high frequency is inverted to a low voltage and supplied to the transistor Q of the switching section 7. The transistor Q is turned on / off by a voltage to supply a voltage applied to the resistor R to the base voltage of the transistor Q of the second amplifier 3.
이에따라 상기 트랜지스터(Q)는 제1증폭부(1)의 출력신호를 증폭하여 브라운관(4)으로 공급한다.Accordingly, the transistor Q amplifies the output signal of the first amplifier 1 and supplies it to the CRT 4.
상기에서 설명한 바와같이 본 고안은 모드가 바뀔때마다 수평주파수를 고려하여 주파수가 높아질 때 해상도가 높아짐에 따라 휘도가 밝아지고 주파수가 낮아질 때 해상도가 낮아짐에 따라 휘도가 떨어지는 특성을 이용하여 출력전압을 반전한 후 비디오 증폭단으로 공급함으로써 휘도변화를 제어할 수 있는 효과가 있다.As described above, the present invention considers the horizontal frequency every time the mode is changed, and the brightness is increased as the resolution is increased when the frequency is increased, and the output voltage is reduced by using the characteristic that the brightness is decreased as the resolution is decreased when the frequency is decreased. After inverting and supplying the video amplification stage, the brightness change can be controlled.
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR92027368U KR0122338Y1 (en) | 1992-12-29 | 1992-12-29 | Luminance compensation circuits |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR92027368U KR0122338Y1 (en) | 1992-12-29 | 1992-12-29 | Luminance compensation circuits |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR940018480U KR940018480U (en) | 1994-07-30 |
| KR0122338Y1 true KR0122338Y1 (en) | 1998-08-01 |
Family
ID=19348531
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR92027368U KR0122338Y1 (en) | 1992-12-29 | 1992-12-29 | Luminance compensation circuits |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR0122338Y1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20020008675A (en) * | 2000-07-25 | 2002-01-31 | 김홍기 | A circuit for preventing an abnormal picture |
-
1992
- 1992-12-29 KR KR92027368U patent/KR0122338Y1/en not_active IP Right Cessation
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20020008675A (en) * | 2000-07-25 | 2002-01-31 | 김홍기 | A circuit for preventing an abnormal picture |
Also Published As
| Publication number | Publication date |
|---|---|
| KR940018480U (en) | 1994-07-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4999586A (en) | Wideband class AB CRT cathode driver | |
| KR0122338Y1 (en) | Luminance compensation circuits | |
| JPH07105899B2 (en) | Digital video signal processor | |
| US4651063A (en) | Horizontal deflection circuit | |
| KR960002454Y1 (en) | Image clamp circuit | |
| KR0134210Y1 (en) | Horizontal and vertical raster size control circuit of monitor | |
| JP2864853B2 (en) | Brightness adjustment circuit | |
| KR100299171B1 (en) | Monitor's Back Raster Intensity Control Circuit | |
| JPH06197241A (en) | Gamma correcting circuit and contour correcting device | |
| KR950000826Y1 (en) | Blanking and spot killer circuit | |
| KR0137063Y1 (en) | Pincushion distortion correcting circuit fo display apparatus | |
| JP2931713B2 (en) | Clamp circuit | |
| KR910004607Y1 (en) | Crt drive circuit on monitor | |
| KR100202952B1 (en) | Device for stabilizating cathode voltage in monitor | |
| KR970005650Y1 (en) | Screen stabilizing circuit to control grid voltage | |
| KR200158543Y1 (en) | Compensation circuit of picture size for monitor | |
| KR200222907Y1 (en) | Screen size and contrast compensation circuit | |
| KR0156641B1 (en) | Video signal output circuit | |
| JP3358747B2 (en) | Video output device | |
| KR940002288Y1 (en) | Video signal compensation circuit | |
| KR0122339Y1 (en) | Luminance compensation circuit | |
| KR0138675B1 (en) | Brightness control circuit of a monitor | |
| KR960004979Y1 (en) | High voltage stabilization circuit of crt | |
| KR930003567Y1 (en) | Picture compensating device for monitor | |
| KR930007244Y1 (en) | Distortion compensating circuit for picture |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E701 | Decision to grant or registration of patent right | ||
| REGI | Registration of establishment | ||
| FPAY | Annual fee payment |
Payment date: 20050502 Year of fee payment: 8 |
|
| LAPS | Lapse due to unpaid annual fee |